



## 54F/74F823 9-Bit D-Type Flip-Flop

### General Description

The 'F823 is a 9-bit buffered register. It features Clock Enable and Clear which are ideal for parity bus interfacing in high performance microprogramming systems.


The 'F823 is functionally and pin compatible with AMD's Am29823.

### Features


- TRI-STATE® outputs
- Clock Enable and Clear
- Direct replacement for AMD's Am29823

**Ordering Code:** See Section 5

### Logic Symbols




TL/F/9596-2



TL/F/9596-1


### Connection Diagrams

Pin Assignment for  
DIP, SOIC and Flatpak



TL/F/9596-3

Pin Assignment  
for LCC and PCC



TL/F/9596-4

**Unit Loading/Fan Out:** See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{H/I_{L}}$ Output $I_{OH/I_{OL}}$
D <sub>0</sub> -D <sub>8</sub>	Data Inputs	1.0/1.0	20 $\mu$ A/-0.6 mA
OE	Output Enable Input	1.0/1.0	20 $\mu$ A/-0.6 mA
CLR	Clear	1.0/1.0	20 $\mu$ A/-0.6 mA
CP	Clock Input	1.0/2.0	20 $\mu$ A/-1.2 mA
EN	Clock Enable	1.0/1.0	20 $\mu$ A/-0.6 mA
O <sub>0</sub> -O <sub>8</sub>	TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)

## Functional Description

The 'F823 device consists of nine D-type edge-triggered flip-flops. It has TRI-STATE true outputs and is organized in broadside pinning. The buffered Clock (CP) and buffered Output Enable ( $\bar{OE}$ ) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH CP transition. With the  $\bar{OE}$  LOW the contents of the flip-flops are available at the outputs. When the  $\bar{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\bar{OE}$  input does not affect the state of the flip-flops. In addi-

tion to the Clock and Output Enable pins, the 'F823 has Clear ( $\bar{CLR}$ ) and Clock Enable ( $\bar{EN}$ ) pins.

When the  $\bar{CLR}$  is LOW and the  $\bar{OE}$  is LOW, the outputs are LOW. When  $\bar{CLR}$  is HIGH, data can be entered into the flip-flops. When  $\bar{EN}$  is LOW, data on the inputs is transferred to the outputs on the LOW to HIGH clock transition. When the  $\bar{EN}$  is HIGH, the outputs do not change state regardless of the data or clock inputs transitions. This device is ideal for parity bus interfacing in high performance systems.

Function Table

$\bar{OE}$	$\bar{CLR}$	$\bar{EN}$	CP	D	$\bar{Q}$	Q	Function
H	H	L	H	X	NC	Z	Hold
H	H	L	L	X	NC	Z	Hold
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	Hold
H	L	X	X	X	H	Z	Clear
L	L	X	X	X	H	L	Clear
H	H	L	/	H	H	Z	Load
H	H	L	/	H	L	Z	Load
L	H	L	/	L	H	L	Data Available
L	H	L	/	H	L	H	Data Available
L	H	L	H	X	NC	NC	No Change in Data
L	H	L	L	X	NC	NC	No Change in Data

L = LOW Voltage Level

H = HIGH Voltage Level


X = Immaterial

Z = High Impedance

/ = LOW-to-HIGH Transition

NC = No Change

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TL/F/9596-5

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	–65°C to +150°C
Ambient Temperature under Bias	–55°C to +125°C
Junction Temperature under Bias	–55°C to +175°C
V <sub>CC</sub> Pin Potential to Ground Pin	–0.5V to +7.0V
Input Voltage (Note 2)	–0.5V to +7.0V
Input Current (Note 2)	–30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	–0.5V to V <sub>CC</sub>
Standard Output	–0.5V to +5.5V
TRI-STATE Output	–0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

### Free Air Ambient Temperature

Military	–55°C to +125°C
Commercial	0°C to +70°C

### Supply Voltage

Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

## DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			–1.2	V	Min	I <sub>IN</sub> = –18 mA
V <sub>OH</sub>	54F 10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = –1 mA
	54F 10% V <sub>CC</sub>	2.4					I <sub>OH</sub> = –3 mA
	74F 10% V <sub>CC</sub>	2.5					I <sub>OH</sub> = –1 mA
	74F 10% V <sub>CC</sub>	2.4					I <sub>OH</sub> = –3 mA
	74F 5% V <sub>CC</sub>	2.7					I <sub>OH</sub> = –1 mA
	74F 5% V <sub>CC</sub>	2.7					I <sub>OH</sub> = –3 mA
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub>	0.5		V	Min	I <sub>OL</sub> = 20 mA
	74F 10% V <sub>CC</sub>	0.5					I <sub>OL</sub> = 24 mA
I <sub>IH</sub>	Input HIGH Current		20		μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test		100		μA	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input LOW Current		–0.6		mA	Max	V <sub>IN</sub> = 0.5V (OĒ, CLR̄, EN̄)
			–1.2		mA	Max	V <sub>IN</sub> = 0.5V (CP)
I <sub>OZH</sub>	Output Leakage Current		50		μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current		–50		μA	Max	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current	–60	–150		mA	Max	V <sub>OUT</sub> = 0V
I <sub>CEx</sub>	Output HIGH Leakage Current		250		μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>IZZ</sub>	Buss Drainage Test		500		μA	0.0V	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>CCZ</sub>	Power Supply Current	75	100		mA	Max	V <sub>O</sub> = HIGH Z

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig No		
		TA = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			TA, V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		TA, V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF					
		Min	Typ	Max	Min	Max	Min	Max				
f <sub>max</sub>	Maximum Clock Frequency	100	160		60		70		MHz	2-1		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to O <sub>n</sub>	2.0 2.0	5.6 5.2	9.5 9.5	2.0 2.0	10.5 10.5	2.0 2.0	10.5 10.5	ns	2-3		
t <sub>PHL</sub>	Propagation Delay CLR to O <sub>n</sub>	4.0	7.1	12.0	4.0	13.0	4.0	13.0	ns	2-3		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE to O <sub>n</sub>	2.0 2.0	5.8 5.5	10.5 10.5	2.0 2.0	13.0 13.0	2.0 2.0	11.5 11.5	ns	2-5		
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE to O <sub>n</sub>	1.5 1.5	2.9 2.7	7.0 7.0	1.0 1.0	7.5 7.5	1.5 1.5	7.5 7.5				

**AC Operating Requirements:** See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig No		
		TA = +25°C V <sub>CC</sub> = +5.0V		TA, V <sub>CC</sub> = Mil		TA, V <sub>CC</sub> = Com					
		Min	Max	Min	Max	Min	Max				
t <sub>s(H)</sub> t <sub>s(L)</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to CP	2.5 2.5		4.0 4.0		3.0 3.0		ns	2-6		
t <sub>h(H)</sub> t <sub>h(L)</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP	2.5 2.5		2.5 2.5		2.5 2.5					
t <sub>s(H)</sub> t <sub>s(L)</sub>	Setup Time, HIGH or LOW EN to CP	4.5 2.5		5.0 3.0		5.0 3.0		ns	2-6		
t <sub>h(H)</sub> t <sub>h(L)</sub>	Hold Time, HIGH or LOW EN to CP	2.0 0		3.0 1.0		2.0 0					
t <sub>w(H)</sub> t <sub>w(L)</sub>	CP Pulse Width HIGH or LOW	5.0 5.0		6.0 6.0		6.0 6.0		ns	2-4		
t <sub>w(L)</sub>	CLR Pulse Width, LOW	5.0		5.0		5.0		ns	2-4		
t <sub>rec</sub>	CLR Recovery Time	5.0		5.0		5.0		ns	2-6		