

The MPC94551 is a CMOS 1:4 fanout buffer. The MPC94551 is ideal for applications requiring lower voltage.

**Features**

- 1:4 CMOS fanout buffer
- 300 ps output to output skew
- I/O frequency up to 160 MHz operation
- Non-inverting output clock
- 3.3 V supply voltage
- Output Enable mode tri-states outputs
- -40°C to 85°C industrial temperature range
- 8-lead SOIC package, Pb-free
- **For drop in replacement use 551MI**



**MPC94551**

**1:4 LVC MOS  
CLOCK BUFFER**



**EF SUFFIX  
8-LEAD SOIC PACKAGE  
Pb-FREE PACKAGE  
CASE 751-06**

<b>ORDERING INFORMATION</b>	
<b>Device</b>	<b>Package</b>
MPC94551EF	SO-8 (Pb-FREE)
MPC94551EFR2	SO-8 (Pb-FREE)



**Table 1. Pin Description**

Pin Number	Pin Name	Pin Type	Pin Description
1	ICLK	Input	Clock input, internal pull-up resistor
2	Q1	Output	Clock output <sup>(1)</sup>
3	Q2	Output	Clock output <sup>(1)</sup>
4	Q3	Output	Clock output <sup>(1)</sup>
5	Q4	Output	Clock output <sup>(1)</sup>
6	GND	Power	Connect to ground <sup>(2)</sup>
7	V <sub>DD</sub>	Power	Connect to 3.3 V <sup>(2)</sup>
8	OE	Input	Output enable, tri-states outputs when low, internal pull-up resistor


1. A 33 Ω series terminating resistor may be used on each clock output if the trace is longer than 1 inch.
2. A decoupling capacitor of 0.01 μF should be connected between V<sub>DD</sub> on pin 7 and GND on pin 6, as close to the device as possible.

**Table 2. Absolute Maximum Ratings<sup>(1)</sup>**

Parameter	Rating	Unit
Power Supply Voltage, V <sub>DD</sub>	3.9	V
All Inputs and Outputs	-0.5 to V <sub>DD</sub> +0.5	V
Ambient Operating Temperature	-40 to +85	°C
Storage Temperature	-65 to +150	°C
Junction Temperature	175	°C
Soldering Temperature	260	°C

**PACKAGE DIMENSIONS**

1. Stresses above the ratings listed below can cause permanent damage to the device. These ratings are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied.



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. DIMENSIONS ARE IN MILLIMETER.
  3. DIMENSION D AND E DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.19	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.25
θ	0°	7°

Input Capacitance	C <sub>IN</sub>	OE	D/EF SUFFIX	5	pF
	C <sub>IN</sub>	ICLK	SOIC PACKAGE	1	pF
Short Circuit Current	I <sub>OS</sub>		CASE 751-06	±50	mA

1. Nominal switching threshold is V<sub>DD</sub>/2.

**Table 4. AC Characteristics** ( $V_{DD} = 3.3\text{ V} \pm 5\%$ ; Ambient Temperature =  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ )

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Input Frequency			0		160	MHz
Output Frequency <sup>(1)</sup>		15 pF load			160	MHz
Output Clock Rise Time	$t_{OR}$	0.8 V to 2.0 V			1.5	ns
Output Clock Fall Time	$t_{OF}$	2.0 V to 0.8 V			1.5	ns
Propagation Delay <sup>(2)</sup>		135 MHz	1.5	4	5	ns
Output to Output Skew <sup>(3)</sup>		Rising edges at $V_{DD}/2$			300	ps

1. Measured with an external series resistor of  $33\Omega$  positioned close to each output pin
2. Measured with rail to rail input clock
3. Measured between any 2 outputs with equal loading

## Revision History Sheet

Rev	Table	Page	Description of Change	Date
4		1	NRND – Not Recommend for New Designs	12/21/12
4		1	Removed NRND	5/5/15
4		1	Product Discontinuation Notice - Last time buy expires September 7, 2016. PDN N-16-02	3/15/16



## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.