

# CD4011B, CD4012B, CD4023B Types

## CMOS NAND GATES

High-Voltage Types (20-Volt Rating)

Quad 2 Input – CD4011B  
Dual 4 Input – CD4012B  
Triple 3 Input – CD4023B

■ CD4011B, CD4012B, and CD4023B NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.


The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead dual-in-line small-outline plastic package (M suffix), thin shrink small-outline package (PWR suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix).

### Features:

- Propagation delay time = 60 ns (typ.) at  $C_L = 50$  pF,  $V_{DD} = 10$  V
- Buffered inputs and outputs
- Standardized symmetrical output characteristics
- Maximum input current of  $1 \mu\text{A}$  at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Noise margin (over full package temperature range):

1 V at  $V_{DD} = 5$  V  
2 V at  $V_{DD} = 10$  V  
2.5 V at  $V_{DD} = 15$  V

- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"



### MAXIMUM RATINGS, Absolute-Maximum Values:

#### DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )

Voltages referenced to  $V_{SS}$  Terminal ..... -0.5V to +20V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5V to  $V_{DD} + 0.5$ V

DC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$ mA

#### POWER DISSIPATION PER PACKAGE ( $P_D$ ):

For  $T_A = -55^\circ\text{C}$  to  $+100^\circ\text{C}$  ..... 500mW

For  $T_A = +100^\circ\text{C}$  to  $+125^\circ\text{C}$  ..... Derate Linearly at 12mW/°C to 200mW

#### DEVICE DISSIPATION PER OUTPUT TRANSISTOR


FOR  $T_A =$  FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100mW

OPERATING-TEMPERATURE RANGE ( $T_A$ ) .....  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$

STORAGE TEMPERATURE RANGE ( $T_{stg}$ ) .....  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$

#### LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  inch (1.59  $\pm$  0.79mm) from case for 10s max .....  $+265^\circ\text{C}$







### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range)	3	18	V

### TERMINAL ASSIGNMENTS



# CD4011B, CD4012B, CD4023B Types

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	-55	-40	+85	+125	+25			
								Min.	Typ.	Max.	
Quiescent Device Current, I <sub>DD</sub> Max.	-	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μA
	-	0,10	10	0.5	0.5	15	15	-	0.01	0.5	
	-	0,15	15	1	1	30	30	-	0.01	1	
	-	0,20	20	5	5	150	150	-	0.02	5	
Output Low (Sink) Current I <sub>OL</sub> Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High (Source) Current, I <sub>OH</sub> Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
Output Voltage: Low-Level, V <sub>OL</sub> Max.	-	0,5	5	0.05				-	0	0.05	V
	-	0,10	10	0.05				-	0	0.05	
	-	0,15	15	0.05				-	0	0.05	
Output Voltage: High-Level, V <sub>OH</sub> Min.	-	0,5	5	4.95				4.95	5	-	V
	-	0,10	10	9.95				9.95	10	-	
	-	0,15	15	14.95				14.95	15	-	
Input Low Voltage, V <sub>IL</sub> Max.	4.5	-	5	1.5				-	-	1.5	V
	9	-	10	3				-	-	3	
	13.5	-	15	4				-	-	4	
Input High Voltage, V <sub>IH</sub> Min.	0.5, 4.5	-	5	3.5				3.5	-	-	V
	1, 9	-	10	7				7	-	-	
Input Current I <sub>IN</sub> Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μA




Fig. 1 - Typical voltage transfer characteristics.




Fig. 2 - Typical power dissipation characteristics.




Fig. 3 - Typical output low (sink) current characteristics.




Fig. 4 - Minimum output low (sink) current characteristics.




Fig. 5 - Typical output high (source) current characteristics.





Fig. 6 - Minimum output high (source) current characteristics.

3  
COMMERCIAL CMOS  
HIGH VOLTAGE ICs


# CD4011B, CD4012B, CD4023B Types



\* ALL INPUTS ARE PROTECTED BY CMOS PROTECTION NETWORK

1 OF 4 GATES (NUMBERS IN PARENTHESES ARE TERMINAL NUMBERS FOR OTHER GATES)


Fig.7 - Schematic and logic diagrams for CD4011B.



1 OF 2 GATES (NUMBERS IN PARENTHESES ARE TERMINAL NUMBERS FOR OTHER GATES)

92CM - 28926

Fig.8 - Schematic and logic diagrams for CD4012B.



1 OF 3 GATES (NUMBERS IN PARENTHESES ARE TERMINAL NUMBERS FOR OTHER GATES)

\* ALL INPUTS ARE PROTECTED BY CMOS PROTECTION NETWORK

92CM - 28927

Fig. 9 - Schematic and logic diagrams for CD4023B.




Fig.10 - Typical propagation delay time per gate as a function of load capacitance.

## DYNAMIC ELECTRICAL CHARACTERISTICS

At  $T_A = 25^\circ\text{C}$ ; Input  $t_r, t_f = 20\text{ ns}$ ,  $C_L = 50\text{ pF}$ ,  $R_L = 200\text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		V <sub>DD</sub> VOLTS	TYP.		MAX.
Propagation Delay Time, $t_{PHL}, t_{PLH}$		5	125	250	ns
		10	60	120	
		15	45	90	
Transition Time, $t_{THL}, t_{TLH}$		5	100	200	ns
		10	50	100	
		15	40	80	
Input Capacitance, $C_{IN}$	Any Input		5	7.5	pF




Fig.11 - Typical transition time as a function of load capacitance.

# CD4011B, CD4012B, CD4023B Types




Fig. 12 - Quiescent-device-current test circuit.




Fig. 13 - Input-voltage test circuit.






Fig. 14 - Input-current test circuit.


## Chip Dimensions and Pad Layouts



CD4011BH



CD4012BH



CD4023BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

3  
COMMERCIAL CMOS  
HIGH VOLTAGE ICs

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)  
[APPLICATION NOTES](#) | [USER GUIDES](#) | [MORE LITERATURE](#)

PRODUCT SUPPORT: [TRAINING](#)

## CD4011B, CMOS Quad 2-Input NAND Gate

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	CD4011B
Voltage Nodes (V)	5, 10, 15
Vcc range (V)	3 to 18
No. of Gates	4

### FEATURES

[▲ Back to Top](#)

- Propagation delay time = 60ns (typ.) at  $C_L = 50$  pF,  $V_{DD} = 10$  V
- Buffered inputs and outputs
- Standardized symmetrical output characteristics
- Maximum input current of 1 uA at 18 V over-full package temperature range; 100 nA at 18 V and 25°C
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Noise margin (over full package temperature range):
  - 1 V at  $V_{DD} = 5$  V
  - 2 V at  $V_{DD} = 10$  V
  - 2.5 V at  $V_{DD} = 15$  V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"

Quad 2 Input—CD4011B  
 Dual 4 Input—CD4012B  
 Triple 3 Input—CD4023B

### DESCRIPTION

[▲ Back to Top](#)

CD4011B, CD4012B, and CD4023B NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.

The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead dual-in-line small-outline plastic package (M suffix), thin shrink small-outline package (PWR suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix).

### TECHNICAL DOCUMENTS

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

### DATASHEET

[▲ Back to Top](#)

Full datasheet in Acrobat PDF: [cd4011b.pdf](#) (202 KB, Rev. B) (Updated: 05/03/2002)

### APPLICATION NOTES

[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics](#) (SCHA004 - Updated: 12/03/2001)
- [Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sheet \(Rev. A\)](#) (SZZA036A - Updated: 02/27/2003)

**MORE LITERATURE**[▲Back to Top](#)

- [Enhanced Plastic Portfolio Brochure](#) (SGZB004, 387 KB - Updated: 08/19/2002)
- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [Military Brief](#) (SGYN138, 803 KB - Updated: 10/10/2000)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet \(Rev. A\)](#) (SDYZ001A, 138 KB - Updated: 07/01/1996)
- [Palladium Lead Finish User's Manual](#) (SDYV001, 2041 KB - Updated: 11/01/1996)
- [QML Class V Space Products Military Brief \(Rev. A\)](#) (SGZN001A, 257 KB - Updated: 10/07/2002)

**USER GUIDES**[▲Back to Top](#)

- [LOGIC Pocket Data Book](#) (SCYD013, 4837 KB - Updated: 12/05/2002)
- [Signal Switch Data Book](#) (SCDD003, 10259 KB - Updated: 03/19/2001)

**SAMPLES**[▲Back to Top](#)

ORDERABLE DEVICE	PACKAGE INDUSTRY (TI)	PINS	TEMP (°C)	STATUS	DSCC NUMBER	PRODUCT CONTENT	SAMPLES
CD4011BE	<a href="#">PDIP (N)</a>	14	-55 TO 125	ACTIVE		<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
CD4011BM	<a href="#">SOIC (D)</a>	14	-55 TO 125	ACTIVE		<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
CD4011BNSR	<a href="#">SOP (NS)</a>	14	-55 TO 125	ACTIVE		<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
CD4011BPWR	<a href="#">TSSOP (PW)</a>	14	-55 TO 125	ACTIVE		<a href="#">View Product Content</a>	<a href="#">Request Samples</a>

**PRICING/AVAILABILITY/PKG**[▲Back to Top](#)

DEVICE INFORMATION Updated Daily								TI INVENTORY STATUS As Of 08:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 08:00 AM GMT, 17 Apr 2003		
ORDERABLE DEVICE	STATUS	PACKAGE TYPE   PINS	TEMP (°C)	DSCC NUMBER	PRODUCT CONTENT	BUDGETARY PRICING QTY   SUS	STD PACK QTY	IN STOCK	IN PROGRESS QTY   DATE	LEAD TIME	DISTRIBUTOR COMPANY   REGION	IN STOCK	PURCHASE
89265AKB3T	OBSOLETE	(WR)   14	-55 TO 125		<a href="#">View Contents</a>	1KU		0*		Call**	None Reported <a href="#">View Distributors</a>		
CD4011BE	ACTIVE	<a href="#">PDIP (N)</a>   14	-55 TO 125		<a href="#">View Contents</a>	1KU   0.12	25	0*	>10k   28 Apr	4 WKS	<a href="#">Avnet</a>   Americas	>1k	<a href="#">BUY NOW</a>
											<a href="#">EBV Electronik</a>   Europe	>1k	<a href="#">BUY NOW</a>
											<a href="#">Avnet-SILICA</a>   Europe	>1k	<a href="#">BUY NOW</a>
											<a href="#">DigiKey</a>   Americas	>1k	<a href="#">BUY NOW</a>
											<a href="#">Newark Electronics</a>   Americas	>1k	<a href="#">BUY NOW</a>
CD4011BF	ACTIVE	<a href="#">CDIP (J)</a>   14	-55 TO 125		<a href="#">View Contents</a>	1KU   2.25	1	3850*	1000   12 May	8 WKS	<a href="#">Avnet-SILICA</a>   Europe	277	<a href="#">BUY NOW</a>
									>10k   20 May		<a href="#">Avnet</a>   Americas	113	<a href="#">BUY NOW</a>

CD4011BF3A	ACTIVE	<a href="#">CDIP (J)</a>   14	-55 TO 125	<a href="#">View Contents</a>	1KU   2.57	1	>10k*	132   29 Apr	8 WKS	<a href="#">EBV Electronik</a>   Europe	350	<a href="#">BUY NOW</a>
								100   19 May		<a href="#">Avnet</a>   Americas	272	<a href="#">BUY NOW</a>
								>10k   20 May				
CD4011BK3	OBSOLETE	(WR)   14	-55 TO 125	<a href="#">View Contents</a>	1KU		0*		Call**	None Reported <a href="#">View Distributors</a>		
CD4011BM	ACTIVE	<a href="#">SOIC (D)</a>   14	-55 TO 125	<a href="#">View Contents</a>	1KU   0.08	50	7850*	>10k   12 May	2 WKS	<a href="#">EBV Electronik</a>   Europe	>1k	<a href="#">BUY NOW</a>
										<a href="#">Avnet</a>   Americas	>1k	<a href="#">BUY NOW</a>
										<a href="#">DigiKey</a>   Americas	>1k	<a href="#">BUY NOW</a>
										<a href="#">Newark Electronics</a>   Americas	453	<a href="#">BUY NOW</a>
										<a href="#">Avnet-SILICA</a>   Europe	100	<a href="#">BUY NOW</a>
CD4011BM96	ACTIVE	<a href="#">SOIC (D)</a>   14	-55 TO 125	<a href="#">View Contents</a>	1KU   0.08	2500	0*	>10k   16 Apr	2 WKS	<a href="#">Avnet</a>   Americas	>1k	<a href="#">BUY NOW</a>
										<a href="#">EBV Electronik</a>   Europe	>1k	<a href="#">BUY NOW</a>
CD4011BNSR	ACTIVE	<a href="#">SOP (NS)</a>   14	-55 TO 125	<a href="#">View Contents</a>	1KU   0.27	2000	0*	943   21 Apr	4 WKS	<a href="#">DigiKey</a>   Americas	>1k	<a href="#">BUY NOW</a>
								>10k   08 May		<a href="#">DigiKey</a>   Americas	>1k	<a href="#">BUY NOW</a>
CD4011BPW	ACTIVE	<a href="#">TSSOP (PW)</a>   14	-55 TO 125	<a href="#">View Contents</a>	1KU   0.17	90	0*	2430   16 Apr	4 WKS	None Reported <a href="#">View Distributors</a>		
								>10k   08 May				
CD4011BPWR	ACTIVE	<a href="#">TSSOP (PW)</a>   14	-55 TO 125	<a href="#">View Contents</a>	1KU   0.08	2000	0*	1681   21 Apr	4 WKS	<a href="#">DigiKey</a>   Americas	>1k	<a href="#">BUY NOW</a>
								>10k   08 May				
JM38510/05051BCA	ACTIVE	<a href="#">CDIP (J)</a>   14	-55 TO 125	<a href="#">View Contents</a>	1KU   15.06	1	221*	796   05 May	8 WKS	<a href="#">Avnet</a>   Americas	32	<a href="#">BUY NOW</a>
								1023   12 May		<a href="#">Avnet-SILICA</a>   Europe	1	<a href="#">BUY NOW</a>
								>10k   20 May				

Table Data Updated on: 4/17/2003