

CD4011B, CD4012B, CD4023B Types

CMOS NAND GATES

High-Voltage Types (20-Volt Rating)

Quad 2 Input – CD4011B

Dual 4 Input – CD4012B


Triple 3 Input – CD4023B

■ CD4011B, CD4012B, and CD4023B NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.

The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead dual-in-line small-outline plastic package (M suffix), thin shrink small-outline package (PWR suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix).

Features:

- Propagation delay time = 60 ns (typ.) at $C_L = 50 \text{ pF}$, $V_{DD} = 10 \text{ V}$
- Buffered inputs and outputs
- Standardized symmetrical output characteristics
- Maximum input current of $1 \mu\text{A}$ at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Noise margin (over full package temperature range):
 - 1 V at $V_{DD} = 5 \text{ V}$
 - 2 V at $V_{DD} = 10 \text{ V}$
 - 2.5 V at $V_{DD} = 15 \text{ V}$
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"



MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

Voltages referenced to V_{SS} Terminal) -0.5V to +20V

INPUT VOLTAGE RANGE, ALL INPUTS -0.5V to $V_{DD} + 0.5\text{V}$

DC INPUT CURRENT, ANY ONE INPUT $\pm 10\text{mA}$

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -55^\circ\text{C}$ to $+100^\circ\text{C}$ 500mW

For $T_A = +100^\circ\text{C}$ to $+125^\circ\text{C}$ Derate Linearity at $12\text{mW}/^\circ\text{C}$ to 200mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR


FOR T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW

OPERATING-TEMPERATURE RANGE (T_A) -55°C to +125°C

STORAGE TEMPERATURE RANGE (T_{stg}) -65°C to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ inch ($1.59 \pm 0.79\text{mm}$) from case for 10s max +265°C




RECOMMENDED OPERATING CONDITIONS


For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range)	3	18	V


TERMINAL ASSIGNMENTS




CD4011B



CD4012B



CD4023B



CD4011B, CD4012B, CD4023B Types**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS	
	V _O (V)	V _{IN} (V)	V _{DD} (V)	+25				Min.	Typ.	Max.		
				-55	-40	+85	+125					
Quiescent Device Current, I _{DD} Max.	-	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μA	
	-	0,10	10	0.5	0.5	15	15	-	0.01	0.5		
	-	0,15	15	1	1	30	30	-	0.01	1		
	-	0,20	20	5	5	150	150	-	0.02	5		
Output Low (Sink) Current I _{OL} Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA	
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-		
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-		
Output High (Source) Current, I _{OH} Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA	
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-		
Output Voltage: Low-Level, V _{OL} Max.	-	0,5	5	0.05				-	0	0.05	V	
	-	0,10	10	0.05				-	0	0.05		
	-	0,15	15	0.05				-	0	0.05		
Output Voltage: High-Level, V _{OH} Min.	-	0,5	5	4.95				4.95	5	-	V	
	-	0,10	10	9.95				9.95	10	-		
	-	0,15	15	14.95				14.95	15	-		
Input Low Voltage, V _{IL} Max.	4.5	-	5	1.5				-	-	1.5	V	
	9	-	10	3				-	-	3		
	13.5	-	15	4				-	-	4		
Input High Voltage, V _{IH} Min.	0.5, 4.5	-	5	3.5				3.5	-	-	V	
	1.9	-	10	7				7	-	-		
	1.5, 13.5	-	15	11				11	-	-		
Input Current I _{IN} Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA	




Fig.1 — Typical voltage transfer characteristics.




Fig.2 — Typical power dissipation characteristics.




Fig.3 — Typical output low (sink) current characteristics.




Fig.4 — Minimum output low (sink) current characteristics.




Fig.5 — Typical output high (source) current characteristics.





Fig.6 — Minimum output high (source) current characteristics.


CD4011B, CD4012B, CD4023B Types



* ALL INPUTS ARE PROTECTED BY CMOS PROTECTION NETWORK


I OF 4 GATES (NUMBERS IN PARENTHESES ARE TERMINAL NUMBERS FOR OTHER GATES)

Fig.7 – Schematic and logic diagrams for CD4011B.



92CM-28926

Fig.8 – Schematic and logic diagrams for CD4012B.



I OF 3 GATES (NUMBERS IN PARENTHESES ARE TERMINAL NUMBERS FOR OTHER GATES)

92CM-28927

Fig.9 – Schematic and logic diagrams for CD4023B.




Fig.10 – Typical propagation delay time per gate as a function of load capacitance.

DYNAMIC ELECTRICAL CHARACTERISTICS

At T_A = 25°C; Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 kΩ

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		V _{DD} VOLTS	TYP.	MAX.	
Propagation Delay Time, t _{PHL} , t _{PLH}		5 10 15	125 60 45	250 120 90	ns
Transition Time, t _{THL} , t _{TTLH}		5 10 15	100 50 40	200 100 80	ns
Input Capacitance, C _{IN}	Any Input		5	7.5	pF










Fig.11 – Typical transition time as a function of load capacitance.

CD4011B, CD4012B, CD4023B Types



Chip Dimensions and Pad Layouts



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)
[APPLICATION NOTES](#) | [USER GUIDES](#) | [MORE LITERATURE](#)

PRODUCT SUPPORT: [TRAINING](#)

CD4011B, CMOS Quad 2-Input NAND Gate

DEVICE STATUS: ACTIVE

PARAMETER NAME	CD4011B
Voltage Nodes (V)	5, 10, 15
Vcc range (V)	3 to 18
No. of Gates	4

FEATURES

[Back to Top](#)

- Propagation delay time = 60ns (typ.) at $C_L = 50 \text{ pF}$, $V_{DD} = 10 \text{ V}$
- Buffered inputs and outputs
- Standardized symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over-full package temperature range; 100 nA at 18 V and 25°C
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Noise margin (over full package temperature range):
 - 1 V at $V_{DD} = 5 \text{ V}$
 - 2 V at $V_{DD} = 10 \text{ V}$
 - 2.5 at $V_{DD} = 15 \text{ V}$
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"

Quad 2 Input—CD4011B
 Dual 4 Input—CD4012B
 Triple 3 Input—CD4023B

DESCRIPTION

[Back to Top](#)

CD4011B, CD4012B, and CD4023B NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.

The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead dual-in-line small-outline plastic package (M suffix), thin shrink small-outline package (PWR suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix).

TECHNICAL DOCUMENTS

[Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

[Back to Top](#)

Full datasheet in Acrobat PDF: [cd4011b.pdf](#) (202 KB, Rev. B) (Updated: 05/03/2002)

APPLICATION NOTES

[Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics](#) (SCHA004 - Updated: 12/03/2001)
- [Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh \(Rev. A\)](#) (SZZA036A - Updated: 02/27/2003)

MORE LITERATURE[▲ Back to Top](#)

- [Enhanced Plastic Portfolio Brochure](#) (SGZB004, 387 KB - Updated: 08/19/2002)
- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [Military Brief](#) (SGYN138, 803 KB - Updated: 10/10/2000)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet \(Rev. A\)](#) (SDYZ001A, 138 KB - Updated: 07/01/1996)
- [Palladium Lead Finish User's Manual](#) (SDYV001, 2041 KB - Updated: 11/01/1996)
- [QML Class V Space Products Military Brief \(Rev. A\)](#) (SGZN001A, 257 KB - Updated: 10/07/2002)

USER GUIDES[▲ Back to Top](#)

- [LOGIC Pocket Data Book](#) (SCYD013, 4837 KB - Updated: 12/05/2002)
- [Signal Switch Data Book](#) (SCDD003, 10259 KB - Updated: 03/19/2001)

SAMPLES[▲ Back to Top](#)

<u>ORDERABLE DEVICE</u>	<u>PACKAGE INDUSTRY (TI)</u>	<u>PINS</u>	<u>TEMP (°C)</u>	<u>STATUS</u>	<u>DSCC NUMBER</u>	<u>PRODUCT CONTENT</u>	<u>SAMPLES</u>
CD4011BE	PDIP (N)	14	-55 TO 125	ACTIVE		View Product Content	Request Samples
CD4011BM	SOIC (D)	14	-55 TO 125	ACTIVE		View Product Content	Request Samples
CD4011BNSR	SOP (NS)	14	-55 TO 125	ACTIVE		View Product Content	Request Samples
CD4011BPWR	TSSOP (PW)	14	-55 TO 125	ACTIVE		View Product Content	Request Samples

PRICING/AVAILABILITY/PKG[▲ Back to Top](#)**DEVICE INFORMATION**

Updated Daily

<u>ORDERABLE DEVICE</u>	<u>STATUS</u>	<u>PACKAGE TYPE PINS</u>	<u>TEMP (°C)</u>	<u>DSCC NUMBER</u>	<u>PRODUCT CONTENT</u>	<u>BUDGETARY PRICING QTY SUS</u>	<u>STD PACK QTY</u>
89265AKB3T	OBsolete	(WR) 14	-55 TO 125		View Contents	1KU	
CD4011BE	ACTIVE	PDIP (N) 14	-55 TO 125		View Contents	1KU 0.12	25
CD4011BF	ACTIVE	CDIP (J) 14	-55 TO 125		View Contents	1KU 2.25	1

TI INVENTORY STATUS

As Of 08:00 AM GMT, 17 Apr 2003

<u>IN STOCK</u>	<u>IN PROGRESS QTY DATE</u>	<u>LEAD TIME</u>
0*		Call**
0*	>10k 28 Apr	4 WKS
3850*	1000 12 May	8 WKS
	>10k 20 May	

REPORTED DISTRIBUTOR INVENTORY

As Of 08:00 AM GMT, 17 Apr 2003

<u>DISTRIBUTOR COMPANY REGION</u>	<u>IN STOCK</u>	<u>PURCHASE</u>
None Reported View Distributors		
Avnet Americas	>1k	BUY NOW
EBV Electronik Europe	>1k	BUY NOW
Avnet-SILICA Europe	>1k	BUY NOW
DigiKey Americas	>1k	BUY NOW
Newark Electronics Americas	>1k	BUY NOW
Avnet-SILICA Europe	277	BUY NOW
Avnet Americas	113	BUY NOW

CD4011BF3A	ACTIVE	<u>CDIP (J)</u>	14	-55 TO 125		View Contents	1KU 2.57	1	<u>>10k*</u>	132 29 Apr	8 WKS	EBV Electronik Europe	350	BUY NOW
									<u>100</u> 19 May			Avnet Americas	272	BUY NOW
									<u>>10k</u> 20 May					
CD4011BK3	OBsolete	(WR)	14	-55 TO 125		View Contents	1KU		<u>0*</u>		Call**	None Reported View Distributors		
CD4011BM	ACTIVE	<u>SOIC (D)</u>	14	-55 TO 125		View Contents	1KU 0.08	50	<u>7850*</u>	>10k 12 May	2 WKS	EBV Electronik Europe	>1k	BUY NOW
												Avnet Americas	>1k	BUY NOW
												DigiKey Americas	>1k	BUY NOW
												Newark Electronics Americas	453	BUY NOW
												Avnet-SILICA Europe	100	BUY NOW
CD4011BM96	ACTIVE	<u>SOIC (D)</u>	14	-55 TO 125		View Contents	1KU 0.08	2500	<u>0*</u>	>10k 16 Apr	2 WKS	Avnet Americas	>1k	BUY NOW
												EBV Electronik Europe	>1k	BUY NOW
												DigiKey Americas	>1k	BUY NOW
CD4011BNSR	ACTIVE	<u>SOP (NS)</u>	14	-55 TO 125		View Contents	1KU 0.27	2000	<u>0*</u>	943 21 Apr	4 WKS	DigiKey Americas	>1k	BUY NOW
									<u>>10k</u> 08 May					
CD4011BPW	ACTIVE	<u>TSSOP (PW)</u>	14	-55 TO 125		View Contents	1KU 0.17	90	<u>0*</u>	2430 16 Apr	4 WKS	None Reported View Distributors		
									<u>>10k</u> 08 May			DigiKey Americas	>1k	BUY NOW
CD4011BPWR	ACTIVE	<u>TSSOP (PW)</u>	14	-55 TO 125		View Contents	1KU 0.08	2000	<u>0*</u>	1681 21 Apr	4 WKS			
									<u>>10k</u> 08 May			Avnet Americas	32	BUY NOW
JM38510/05051BCA	ACTIVE	<u>CDIP (J)</u>	14	-55 TO 125		View Contents	1KU 15.06	1	<u>221*</u>	796 05 May	8 WKS	Avnet-SILICA Europe	1	BUY NOW
									<u>1023</u> 12 May					
									<u>>10k</u> 20 May					

Table Data Updated on: 4/17/2003