

## QUADRUPLE D-TYPE FLIP-FLOP

The HEF40175B is a quadruple edge-triggered D-type flip-flop with four data inputs ( $D_0$  to  $D_3$ ), a clock input (CP), an overriding asynchronous master reset input ( $\overline{MR}$ ), four buffered outputs ( $O_0$  to  $O_3$ ), and four complementary buffered outputs ( $\overline{O}_0$  to  $\overline{O}_3$ ). Information on  $D_0$  to  $D_3$  is transferred to  $O_0$  to  $O_3$  on the LOW to HIGH transition of CP if  $MR$  is HIGH. When LOW,  $\overline{MR}$  resets all flip-flops ( $O_0$  to  $O_3$  = LOW,  $\overline{O}_0$  to  $\overline{O}_3$  = HIGH), independent of CP and  $D_0$  to  $D_3$ .




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

- HEF40175BP(N): 16-lead DIL; plastic (SOT38-1)  
 HEF40175BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)  
 HEF40175BT(D): 16-lead SO; plastic (SOT109-1)  
 ( ): Package Designator North America

## FAMILY DATA

see Family  
Specifications

I<sub>DD</sub> LIMITS category MSI

## PINNING

- D<sub>0</sub> to D<sub>3</sub> data inputs  
 CP clock input (LOW to HIGH; edge-triggered)  
 MR master reset input (active LOW)  
 O<sub>0</sub> to O<sub>3</sub> buffered outputs  
 $\overline{O}_0$  to  $\overline{O}_3$  complementary buffered outputs

## FUNCTION TABLE

inputs			outputs	
CP	D	$\overline{MR}$	O	$\overline{O}$
/	H	H	H	L
/	L	H	L	H
\	X	H	no change	no change
X	X	L	L	H


H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

/ = positive-going transition

\ = negative-going transition



7273815.1

Fig. 3 Logic diagram.

## A.C. CHARACTERISTICS


 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $CP \rightarrow O_n, \bar{O}_n$ HIGH to LOW	5 10 15	$t_{PHL}$		80 35 25	160 ns 70 ns 50 ns	$53 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $24 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $17 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5 10 15	$t_{PLH}$		70 30 25	140 ns 65 ns 45 ns	$43 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $19 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $17 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$\bar{MR} \rightarrow O_n$ HIGH to LOW	5 10 15	$t_{PHL}$		75 30 25	155 ns 65 ns 50 ns	$48 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $19 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $17 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$\bar{MR} \rightarrow \bar{O}_n$ LOW to HIGH	5 10 15	$t_{PLH}$		70 30 25	140 ns 65 ns 50 ns	$43 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $19 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $17 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
Output transition times HIGH to LOW	5 10 15	$t_{THL}$		60 30 20	120 ns 60 ns 40 ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$ $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
LOW to HIGH	5 10 15	$t_{TLH}$		60 30 20	120 ns 60 ns 40 ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$ $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
Set-up time $D_n \rightarrow CP$	5 10 15	$t_{SU}$		60 20 15	30 ns 10 ns 5 ns	
Hold time $D_n \rightarrow CP$	5 10 15	$t_{hold}$		25 10 10	-5 ns 0 ns 0 ns	
Minimum clock pulse width; LOW	5 10 15	$t_{WCPL}$		90 35 25	45 ns 15 ns 10 ns	see also waveforms Fig. 4
Minimum $\bar{MR}$ pulse width; LOW	5 10 15	$t_{WMRL}$		80 30 20	40 ns 15 ns 10 ns	
Recovery time for $\bar{MR}$	5 10 15	$t_{RMR}$		0 0 0	-30 ns -20 ns -15 ns	
Maximum clock pulse frequency	5 10 15	$f_{max}$		5 15 20	11 MHz 30 MHz 45 MHz	

## A.C. CHARACTERISTICS

$V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ; input transition times  $\leq 20 \text{ ns}$

	$V_{DD} \text{ V}$	typical formula for $P (\mu\text{W})$	where
Dynamic power dissipation per package ( $P$ )	5	$2000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$
	10	$8400 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_o = \text{output freq. (MHz)}$
	15	$22500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$



7273814.1

Fig. 4 Waveforms showing minimum pulse widths for CP and MR, MR to CP recovery time, and set-up time and hold time for  $D_n$  to CP. Set-up and hold times are shown as positive values but may be specified as negative values.

## APPLICATION INFORMATION

Some examples of applications for the HEF40175B are:

- Shift registers
- Buffer/storage register
- Pattern generator