INTEGRATED CIRCUITS

DATA SHEET

74LVT16500A

3.3V 18-bit universal bus transceiver (3-State)

Product specification Supersedes data of 1995 Mar 20 IC24 Data Handbook





3.3V 18-bit universal bus transceiver (3-State)

74LVT16500A

FEATURES

- 18-bit bidirectional bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5V bus
- Negative edge-triggered clock inputs
- Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74LVT16500A is a high-performance BiCMOS product designed for $V_{\rm CC}$ operation at 3.3V.

This device is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is High. When LEAB is Low, the A data is latched if CPAB is held at a High or Low logic level. If LEAB is Low, the A-bus data is stored in the latch/flip-flop on the High-to-Low transition of CPAB. When OEAB is High, the outputs are active. When OEAB is Low, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and OEBA. The output enables are complimentary (OEAB is active High, and OEBA is active Low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50pF;$ $V_{CC} = 3.3V$	1.9	ns
C _{IN}	Input capacitance (Control pins)	V _I = 0V or 3.0V	3	pF
C _{I/O}	I/O pin capacitance	Outputs disabled; V _{I/O} = 0V or 3.0V	9	рF
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} = 3.6V	70	μΑ

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	–40°C to +85°C	74LVT16500A DL	VT16500A DL	SOT371-1
56-Pin Plastic TSSOP Type II	–40°C to +85°C	74LVT16500A DGG	VT16500A DGG	SOT364-1


PIN DESCRIPTION

PIN NUMBER	SYMBOL NAME AND FUNCTION	
1	OEAB	A-to-B Output enable input
27	OEBA	B-to-A Output enable input (active low)
2, 28	LEAB/LEBA	A-to-B/B-to-A Latch enable input
55,30	CPAB/CPBA	A-to-B/B-to-A Clock input (active falling edge)
3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26	A0-A17	Data inputs/outputs (A side)
54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31	B0-B17	Data inputs/outputs (B side)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage


3.3V 18-bit universal bus transceiver (3-State)

74LVT16500A


PIN CONFIGURATION



LOGIC SYMBOL (IEEE/IEC)



LOGIC SYMBOL



1997 Jun 12

3

Product specification Philips Semiconductors

3.3V 18-bit universal bus transceiver (3-State)

74LVT16500A

FUNCTION TABLE

	INP	UTS		Internal	OUTPUTS	OPERATING MODE
OEAB	LEAB	CPAB	An	Registers	Bn	
L	Н	Х	Х	Х	Z	Disabled
L	\downarrow	Х	h	Н	Z	Disselled I state data
L	\downarrow	Х	I	L	Z	Disabled, Latch data
L	L	H or L	Х	NC	Z	Disabled, Hold data
L	L	↓	h	Н	Z	Di
L	L	\downarrow	I	L	Z	Disabled, Clock data
Н	Н	Х	Н	Н	Н	Tennensent
н	Н	Х	L	L	L	Transparent
Н	\downarrow	Х	h	Н	Н	l state data O discular.
Н	\downarrow	Х	I	L	L	Latch data & display
Н	L	↓	h	Н	Н	
н	L	\downarrow	I	L	L	Clock data & display
Н	L	H or L	Х	Н	Н	
н	L	H or L	Х	L	L	Hold data & display

NOTE: A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA.

H = High voltage level
h = High voltage level one set-up time prior to the Enable or Clock transition

L = Low voltage level

I = Low voltage level one set-up time prior to the Enable or Clock transition


NC= No Change

X = Don't care
Z = High Impedance "off" state
↓ = High-to-Low Enable or Clock transition

3.3V 18-bit universal bus transceiver (3-State)

74LVT16500A

LOGIC DIAGRAM



3.3V 18-bit universal bus transceiver (3-State)

74LVT16500A

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT		
$V_{\rm CC}$	DC supply voltage		-0.5 to +4.6	٧		
lıĸ	DC input diode current	V _I < 0	- 50	mA		
VI	DC input voltage ³		-0.5 to +7.0	٧		
lok	DC output diode current	V _O < 0	- 50	mA		
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	٧		
1	DC output current	DO subsubsumed	Output in Low state	Output in Low state	128	mA
lout		Output in High state	-64	ШХ		
T _{stg}	Storage temperature range		-65 to +150	°C		

NOTES:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
STRIBUL		MIN	MAX	UNIT
v_{cc}	DC supply voltage	2.7	3.6	٧
VI	Input voltage	0	5.5	٧
V _{IH}	High-level input voltage	2.0	٧	
$V_{ m IL}$	Input voltage		0.8	٧
I _{OH}	High-level output current		–32 mA	
1	Low-level output current		32	mA
loL	Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz		64	ma
Δt/Δν	Input transition rise or fall rate; Outputs enabled		10 ns/V	
T _{amb}	Operating free-air temperature range	-40	+85	°C

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction

temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

^{3.} The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

3.3V 18-bit universal bus transceiver (3-State)

74LVT16500A

DC ELECTRICAL CHARACTERISTICS

					LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	TEST CONDITIONS		Temp = -40°C to +85°C		
				MIN	TYP ¹	MAX	
V_{IK}	Input clamp voltage	$V_{CC} = 2.7V; I_{IK} = -18mA$			85	-1.2	٧
		V_{CC} = 2.7 to 3.6V; I_{OH} = $-100\mu A$		V _{CC} -0.2	V_{CC}		
V_{OH}	High-level output voltage	$V_{CC} = 2.7V; I_{OH} = -8mA$		2.4	2.55		V
		$V_{CC} = 3.0V; I_{OH} = -32mA$		2.0	2.30		
		$V_{CC} = 2.7V; I_{OL} = 100 \mu A$			0.07	0.2	
		V _{CC} = 2.7V; I _{OL} = 24mA			0.3	0.5	
V_{OL}	Low-level output voltage	V _{CC} = 3.0V; I _{OL} = 16mA			0.25	0.4	٧
		V _{CC} = 3.0V; I _{OL} = 32mA			0.3	0.5	
		V _{CC} = 3.0V; I _{OL} = 64mA		0.36	0.55		
V_{RST}	Power-up output low voltage ⁵	$V_{CC} = 3.6V; I_O = 1mA; V_I = GND \text{ or } V_{CC}$			0.1	0.55	٧
		$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND	Control pins		0.1	±1	μΑ
		V _{CC} = 0 or 3.6V; V _I = 5.5V	Control pins		0.1	10	
$I_{\mathbf{I}}$	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V			1.0	20	
		V _{CC} = 3.6V; V _I = V _{CC}	I/O Data pins ⁴		0.1	10	
		V _{CC} = 3.6V; V _I = 0			0.1	-5	
l _{OFF}	Output off current	$V_{CC} = 0V$; V_{I} or $V_{O} = 0$ to 4.5V			1.0	±100	μΑ
	Bus Hold current	V _{CC} = 3V; V _I = 0.8V		75	130		^
HOLD	A or B outputs	V _{CC} = 3V; V _I = 2.0V		-75	-130		μΑ
I _{EX}	Current into an output in the High state when $V_{O} > V_{CC}$	V _O = 5.5V; V _{CC} = 3.0V			50	125	μΑ
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V; V_O = 0.5V$ to $V_{CC}; V_I = GND$ or $V_{CC}; OE/\overline{OE} = Don't$ care			40	±100	μΑ
Icch		V_{CC} = 3.6V; Outputs High, V_{I} = GND or V_{CC} , I_{O} = 0			0.07	0.12	
IccL	Quiescent supply current	V_{CC} = 3.6V; Outputs Low, V_I = GND or V_{CC} , I_O = 0			4	6	mΑ
I _{CCZ}		V _{CC} = 3.6V; Outputs Disabled; V _I = GNE) or $V_{\rm CC,}$ $I_{\rm O}$ = 0^6		0.07	0.12	
Δl _{CC}	Additional supply current per input pin ²	$V_{\rm CC}$ = 3V to 3.6V; One input at $V_{\rm CC}$ -0.6V Other inputs at $V_{\rm CC}$ or GND	<i>I</i> ,		0.1	0.2	mA

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
 This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
 This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.
 Unused pins at V_{CC} or GND.

7

- 5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
 6. I_{CCZ} is measured with outputs pulled to V_{CC} or GND.

3.3V 18-bit universal bus transceiver (3-State)

74LVT16500A

AC CHARACTERISTICS

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF; R_L = 500 Ω ; T_{amb} = -40°C to +85°C.

				L	MITS		
SYMBOL	PARAMETER	WAVEFORM	V _C	_C = 3.3V ±0	.3V	V _{CC} = 2.7V	UNIT
			MIN	TYP1	MAX	MAX	
f _{MAX}	Maximum clock frequency	1	150	350			MHz
t _{PLH} t _{PHL}	Propagation delay An to Bn or Bn to An	2	0.5 0.5	1.9 1.9	4.2 4.2	5.4 5.4	ns
t _{PLH} t _{PHL}	Propagation delay CPAB to Bn or CPBA to An	1	1.0 1.0	3.2 3.2	5.4 5.4	6.4 6.4	ns
t _{PLH} t _{PHL}	Propagation delay LEAB to Bn or LEBA to An	3	1.0 1.0	2.4 2.9	5.4 5.4	6.4 6.4	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	5 6	1.0 1.0	2.4 2.2	3.9 3.9	4.6 5.2	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low Level	5 6	1.0 1.0	2.8 3.2	5.2 5.2	5.6 5.6	ns

AC SETUP REQUIREMENTS

GND = 0V; $t_R = t_F = 2.5$ ns; $C_L = 50$ pF, $R_L = 500\Omega$; $T_{amb} = -40$ °C to +85°C.

SYMBOL	PARAMETER	WAVEFORM	V _{CC} = 3.3	3V ±0.3V	V _{CC} = 2.7V	UNIT
			MIN	TYP	MIN	
ts(H) ts(L)	Setup time, High or Low An to CPAB or Bn to CPBA	4	1.8 1.8	1.0 0.7	1.5 1.5	ns
th(H) th(L)	Hold time, High or Low An to CPAB or Bn to CPBA	4	0	0	0 0	ns
ts(H) ts(L)	Setup time, High or Low An to LEAB or Bn to CPBA	4	1.8 1.8	1.1 0.8	1.5 1.5	ns
th(H) th(L)	Hold time, High or Low An to LEAB or Bn to LEBA	4	0 0	0	0 0	ns
tw(H) tw(L)	Pulse width, High or Low CPAB or CPBA	1	1.2 1.2	0.8 0.8	1.5 1.5	ns
tw(H)	LEAB or LEBA pulse width, High	3	1.2	0.8	1.5	ns


NOTE:
1. All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25$ °C.

3.3V 18-bit universal bus transceiver (3-State)


74LVT16500A

AC WAVEFORMS


 $V_{M} = 1.5V$, $V_{IN} = GND$ to 2.7V




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, Transparent Mode




Waveform 3. Propagation Delay, Enable to Output, and Enable Pulse Width



Waveform 4. Data Setup and Hold Times



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

Product specification Philips Semiconductors

3.3V 18-bit universal bus transceiver (3-State)

74LVT16500A

TEST CIRCUIT AND WAVEFORMS



SWITCH POSITION

TEST	SWITCH
t _{PLZ} /t _{PZL}	6V
t _{PLH} /t _{PHL}	Open
t _{PHZ} /t _{PZH}	GND

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

Load capacitance includes jig and probe capacitance: See AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.


FAMILY	INPUT PULSE REQUIREMENTS				
FAMILT	Amplitude	Rep. Rate	tw	t _R	t _F
74LVT16	2.7 V	≤10MHz	500ns	≤2.5ns	≤2.5ns

 $V_M = 1.5V$ Input Pulse Definition

SW00040


3.3V LVT 18-bit universal bus transceiver (3-State)

74LVT16500A



3.3V LVT 18-bit universal bus transceiver (3-State)

74LVT16500A



3.3V LVT 18-bit universal bus transceiver (3-State)

74LVT16500A

NOTES

3.3V LVT 18-bit universal bus transceiver (3-State)

74LVT16500A

	DEFINITIONS				
Data Sheet Identification Product Status Definition		Definition			
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.			
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.			
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.			

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381