## SN54BCT373, SN74BCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS016C - SEPTEMBER 1988 - REVISED NOVEMBER 1993


State-of-the-Art BiCMOS Design
 Significantly Reduces Standby Current


- Full Parallel Access for Loading
- 3-State True Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V Per MIL-Std-883C, Method 3015
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs (J, N)

#### description


These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'BCT373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs will follow the data (D) inputs. When the latch enable is taken low, the Q outputs will be latched at the logic levels that were set up at the D inputs.





### SN54BCT373...FK PACKAGE (TOP VIEW)



A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output enable ( $\overline{OE}$ ) does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74BCT373 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54BCT373 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74BCT373 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### FUNCTION TABLE (each latch)

(000111011)											
	INPUTS	OUTPUT									
Œ	LE	D	Q								
L	Н	Н	Н								
L	н	L	Ĺ								
Ļ	L	Χ	Q <sub>0</sub>								
Н	X	Χ	Z								

Copyright © 1993, Texas Instruments Incorporated




#### SN54BCT373, SN74BCT373 **OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCBS016C - SEPTEMBER 1988 - REVISED NOVEMBER 1993

#### logic symbol†

#### ΟE ΕN LE C1 2 10 1D 1D 5 2Q 2D 6 3Q 3D 9 8 4Q 4D 12 13 5Q 15 14 6D 6Q 17 16 7Q 19 18 8Q ЯD

#### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	– 0.5 V to 7 V
Voltage range applied to any output in the disabled of power-on state, vo	- 0.5 V to Voc
voltage range applied to any output in the night state, vo	0.5 v 10 v 00
Input clamp current	–30 mA
Current into any output in the low state: SN54BCT373	96 mA
SN74BCT373	128 mA
Power dissipation (DB package only) (see Note 2)	650 mW
Operating free-air temperature range: SN54BCT373	
SN74BCT373	
Storage temperature range	
• •	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### recommended operating conditions

		SN	SN54BCT373			SN74BCT373		
		MIN	NOM	MAX	MIN	NOM	MAX	TINU
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
ViH	High-level input voltage	2			2			V
VIL	Low-level input voltage			8.0			0.8	V
lк	Input clamp current			-18			-18	mA
ЮН	High-level output current			-12			-15	mA
lOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C



<sup>2.</sup> Power dissipation is application dependent and is a function of supply voltage, operating temperature, the number of outputs switching simultaneously, and output duty cycle. Because the thermal resistance of the DB package is higher than that of the DW or N packages, the DB package may not be suitable for some applications.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	75	OT CONDITIONS	SN54BCT373			SN	73	UNIT	
PAHAMETER	15	ST CONDITIONS	MIN	TYPT	MAX	MIN	TYPT	MAX	UNII
VIK	V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2			-1.2	٧
	1	I <sub>OH</sub> = −3 mA	2.4	- 3.3		2.4	3.3		
Vон	V <sub>CC</sub> = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2	3.2				V
		$I_{OH} = -15 \text{ mA}$		•		2	3.1		
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.38	0.55				٧
*OL	VCC = 4.5 V	I <sub>OL</sub> = 64 mA					0.42	0.55	•
lj .	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V			0.4			0.4	mA
ЧН	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 2.7 V			20			20	μΑ
lιL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			-0.6			-0.6	mA
los <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	VO = 0	-100		-225	-100		-225	mA
lozh	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μA
lozL	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-50			-50	μΑ
ICCL	V <sub>CC</sub> = 5.5 V			37	60		37	60	mΑ
Іссн	V <sub>CC</sub> = 5.5 V	<u> </u>		2	5		2	5	mA
lccz	V <sub>CC</sub> = 5.5 V			5	8		5	8	mA
Ci	V <sub>CC</sub> = 5 V,	V <sub>I</sub> = 2.5 V or 0.5 V		6			6		pF
Со	V <sub>CC</sub> = 5 V,	V <sub>O</sub> = 2.5 V or 0.5 V		11			11		рF

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	·		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54BCT373		SN74BCT373	
		MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	7.5		7.5		7.5		ns
tsu	Setup time, data before LE↓	_ 2		2		2		ns
th	Hold time, data after LE↓	5.5		5.5		5.5		ns



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# SN54BCT373, SN74BCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS016C - SEPTEMBER 1988 - REVISED NOVEMBER 1993

#### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	<u> </u>			C R R T,	L = 50 p 1 = 500 2 = 500 4 = MIN CT373	Ω, Ω, to MAX <sup>†</sup> SN74B	CT373	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	$ldsymbol{ld}}}}}}}}}$
tPLH_	D	Q	2	5.9	7.7	1.5	10.1	2	9.3	ns
t <sub>PHL</sub>		<del>'</del>	2	6.7	8.5	1	10.3	1.5	9.5	115
tPLH	LE	Q	2	6.2	8.2	2	10.1	2	9.3	ns
tPHL	<u> </u>	L C	2	5.9	7.8	2	9.2	2	8.8	115
t <sub>PZH</sub>	ŌĒ		1	7.8	9.6	1	12.3	1	11.8	20
tPZL	UE	Q	1	8.2	10.2	1	12.5	1	12	ns
tpHZ	ŌĒ		1	4.9	6.6	1	7.4	1	7	
tpLZ		Q	1	5	6.7	1	8.1	1	7.4	ns


<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SCBS016C - SEPTEMBER 1988 - REVISED NOVEMBER 1993

#### TYPICAL CHARACTERISTICS†

Figures 1 through 4 show the typical power dissipation for an SN74BCT373 over variations in outputs switching, output frequency, and capacitive load.



<sup>†</sup> The dashed lines are for the DB package only.

