

TYPES SN54ALS373, SN54AS373, SN74ALS373, SN74AS373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D2661, APRIL 1982—REVISED DECEMBER 1983

- 8 Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- P-N-P Inputs Reduce D-C Loading on Data Lines
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'ALS373 and 'AS373 are transparent D-type latches. While the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output-control input (\overline{OC}) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control \overline{OC} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54ALS373 and SN54AS373 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS373 and SN74AS373 are characterized for operation from 0°C to 70°C .

SN54ALS373, SN54AS373 . . . J PACKAGE
SN74ALS373, SN74AS373 . . . N PACKAGE
(TOP VIEW)



SN54ALS373, SN54AS373 . . . FH PACKAGE
SN74ALS373, SN74AS373 . . . FN PACKAGE
(TOP VIEW)



2


ALS AND AS CIRCUITS

FUNCTION TABLE (EACH LATCH)


INPUTS			OUTPUT Q
\overline{OC}	ENABLE C	D	
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

**TYPES SN54ALS373, SN54AS373, SN74ALS373, SN74AS373
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

logic symbol



logic diagram (positive logic)



2

ALS AND AS CIRCUITS

Pin numbers shown are for J and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range: SN54ALS373, SN54AS373	-55°C to 125°C
SN74ALS373, SN74AS373	0°C to 70°C
Storage temperature range	-65°C to 150°C

TYPES SN54ALS373, SN74ALS373
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54ALS373			SN74ALS373			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage		2		2		2	V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{OH}	High-level output current			-1			-2.6	mA
I _{OL}	Low-level output current			12			24	mA
t _w	Pulse duration, enable C high		10		10			ns
t _{su}	Setup time, data before enable C↓		10		10			ns
t _h	Hold time, data after enable C↓		7		7			ns
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS373			SN74ALS373			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA		-1.5			-1.5		V
V _{OH}	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA	V _{CC} -2			V _{CC} -2			V
	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.4	3.3					
	V _{CC} = 4.5 V, I _{OH} = -2.6 mA				2.4	3.2		
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 12 mA	0.25	0.4		0.25	0.4		V
	V _{CC} = 4.5 V, I _{OL} = 24 mA				0.35	0.5		
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V		20		20		20	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V		-20		-20		-20	μA
I _I	V _{CC} = 5.5 V, V _I = 7 V		0.1		0.1		0.1	mA
I _{II}	V _{CC} = 5.5 V, V _I = 2.7 V		20		20		20	μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V		-0.1		-0.1		-0.1	mA
I _{O[‡]}	V _{CC} = 5.5 V, V _O = 2.25 V	-30	-112	-30	-30	-112	-112	mA
I _{CC}	V _{CC} = 5.5 V	Outputs high	9	16	9	16		mA
		Outputs low	16	25	16	25		
		Outputs disabled	17	27	17	27		

[†]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

2

ALS AND AS CIRCUITS

**TYPES SN54ALS373, SN74ALS373
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX				UNIT	
			SN54ALS373		SN74ALS373			
			MIN	MAX	MIN	MAX		
t _{PLH}	D	Q	2	14	2	12	ns	
t _{PHL}			4	19	4	16		
t _{PLH}	C	Any Q	6	26	6	22	ns	
t _{PHL}			7	27	7	23		
t _{PZH}	̄C	Any Q	5	24	5	20	ns	
t _{PZL}			6	22	6	18		
t _{PHZ}	̄C	Any Q	2	16	2	12	ns	
t _{PLZ}			2	12	2	10		

NOTE 1: For load circuit and voltage waveforms, see page 1-12.


D latch signal conventions

2

ALS AND AS CIRCUITS

It is TI practice to name the outputs and other inputs of a D-type latch and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \bar{Q} . An input that causes a Q output to go high or a \bar{Q} output to go low is called Preset; an input that causes a Q output to go low or a \bar{Q} output to go high is called Clear. Bars are used over these pin names ($\overline{\text{PRE}}$ and $\overline{\text{CLR}}$) if they are active low.

In some applications it may be advantageous to redesignate the data input \overline{D} . In that case all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.



Notice that Q and \bar{Q} exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (Δ) on $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ remain since these inputs are still active-low, but that the presence or absence of the polarity indicator changes at \overline{D} , Q, and \bar{Q} . Of course pin 5 (\bar{Q}) is still in phase with the data input \overline{D} , but now both are considered active-low.

TYPES SN54AS373, SN74AS373
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54AS373			SN74AS373			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{OH}	High-level output current			-12			-15	
I _{OL}	Low-level output current			32			48	mA
t _w	Pulse duration, enable C high	5.5			4.5			ns
t _{su}	Setup time, data before enable C↓	2			2			ns
t _h	Hold time, data after enable C↓	3			3			ns
T _A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS373			SN74AS373			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _l = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -2 mA	V _{CC} -2			V _{CC} -2			V
	V _{CC} = 4.5 V, I _{OH} = -12 mA	2.4	3.2					
	V _{CC} = 4.5 V, I _{OH} = -15 mA				2.4	3.3		
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 32 mA	0.27	0.5					V
	V _{CC} = 4.5 V, I _{OL} = 48 mA				0.32	0.5		
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V		50			50		μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V		-50			-50		μA
I _{II}	V _{CC} = 5.5 V, V _I = 7 V		0.1			0.1		mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V		20			20		μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V	-0.02	-0.5		-0.02	-0.5		mA
I _{O[‡]}	V _{CC} = 5.5 V, V _O = 2.25 V	-30	-112		-30	-112		mA
I _{CC}	V _{CC} = 5.5 V	Outputs high	55	90		55	90	mA
		Outputs low	55	85		55	85	
		Outputs disabled	65	100		65	100	

[†]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

2

ALS AND AS CIRCUITS

TYPES SN54AS373, SN74AS373
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT	
			SN54AS373		SN74AS373			
			MIN	MAX	MIN	MAX		
t_{PLH}	D	Q	3.5	8	3.5	6	ns	
t_{PHL}			3.5	7	3.5	6		
t_{PLH}	C	Any Q	6.5	14	6.5	11.5	ns	
t_{PHL}			5	8	5	7.5		
t_{PZH}	\overline{OC}	Any Q	2	7.5	2	6.5	ns	
t_{PZL}			4.5	10.5	4.5	9.5		
t_{PHZ}	\overline{OC}	Any Q	3	7.5	3	6.5	ns	
t_{PLZ}			3	8	3	7		

NOTE 1: For load circuits and voltage waveforms, see page 1-12.

2

ALS AND AS CIRCUITS