

# TC74AC74P/F/FN

## DUAL D-TYPE FLIP FLOP PRESET AND CLEAR

The TC74AC74 is an advanced high speed CMOS D-FLIP FLOP fabricated with silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.


The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CK pulse.

CLR and PR are independent of the CK and are accomplished by setting the appropriate input low.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

### FEATURES:

- High Speed .....  $f_{max}=200MHz$ (typ.) at  $V_{CC}=5V$
- Low Power Dissipation .....  $I_{CC}=4\mu A$ (Max.) at  $T_a=25^\circ C$
- High Noise Immunity .....  $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Symmetrical Output Impedance .....  $|I_{OH}|=I_{OL}=24mA$ (Min.)  
Capability of driving 50Ω transmission lines.
- Balanced Propagation Delays .....  $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range ...  $V_{CC}(\text{opr})=2V \sim 5.5V$
- Pin and Function Compatible with 74F74



### PIN ASSIGNMENT




(TOP VIEW)

### TRUTH TABLE

INPUTS				OUTPUTS		FUNCTION
CLR	PR	D	CK	Q	$\bar{Q}$	
L	H	X	X	L	H	CLEAR
H	L	X	X	H	L	PRESET
L	L	X	X	H	H	—
H	H	L	—	L	H	—
H	H	H	—	H	L	—
H	H	X	—	$Q_n$	$\bar{Q}_n$	NO CHANGE

X : Don't care

### IEC LOGIC SYMBOL



## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V <sub>CC</sub>	-0.5 ~ 6.0	V
DC Input Voltage	V <sub>IN</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
DC Output Voltage	V <sub>OUT</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
Input Diode Current	I <sub>IK</sub>	±20	mA
Output Diode Current	I <sub>OK</sub>	±50	mA
DC Output Current	I <sub>OUT</sub>	±50	mA
DC V <sub>CC</sub> /Ground Current	I <sub>CC</sub>	±100	mA
Power Dissipation	P <sub>D</sub>	500(DIP)*/180(SOP)	mW
Storage Temperature	T <sub>stg</sub>	-65 ~ 150	°C
Lead Temperature 10sec	T <sub>L</sub>	300	°C

\*500mW in the range of Ta = -40°C ~ 65°C. From Ta=65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V <sub>CC</sub>	2.0 ~ 5.5	V
Input Voltage	V <sub>IN</sub>	0 ~ V <sub>CC</sub>	V
Output Voltage	V <sub>OUT</sub>	0 ~ V <sub>CC</sub>	V
Operating Temperature	T <sub>opr</sub>	-40 ~ 85	°C
Input Rise and Fall Time	dt/dv	0 ~ 100(V <sub>CC</sub> = 3.3 ± 0.3V) 0 ~ 20(V <sub>CC</sub> = 5 ± 0.5V)	ns/v


## DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V <sub>CC</sub>	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V <sub>IH</sub>		2.0	1.50	—	—	1.50	—	V
			3.0	2.10	—	—	2.10	—	
			5.5	3.85	—	—	3.85	—	
Low-Level Input Voltage	V <sub>IL</sub>		2.0	—	—	0.50	—	0.50	V
			3.0	—	—	0.90	—	0.90	
			5.5	—	—	1.65	—	1.65	
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> = I <sub>OH</sub> =-50μA V <sub>IH</sub> or V <sub>IL</sub>	2.0	1.9	2.0	—	1.9	—	V
			3.0	2.9	3.0	—	2.9	—	
			4.5	4.4	4.5	—	4.4	—	
			3.0	2.58	—	—	2.48	—	
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> = I <sub>OL</sub> =50μA V <sub>IH</sub> or V <sub>IL</sub>	4.5	3.94	—	—	3.80	—	V
			5.5	—	—	—	3.85	—	
			2.0	—	0.0	0.1	—	0.1	V
			3.0	—	0.0	0.1	—	0.1	
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	4.5	—	0.0	0.1	—	0.1	μA
			5.5	—	—	—	±0.1	—	
			5.5	—	—	4.0	—	40.0	
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	—	—	—	—	—	

\* : This spec indicates the capability of driving 50Ω transmission lines.  
One output should be tested at a time for a 10ms maximum duration.

# TC74AC74P/F/FN

## SYSTEM DIAGRAM



## TIMING REQUIREMENTS (Input $t_r=t_f=3\text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$		$T_a=-40\sim 85^\circ\text{C}$	UNIT
			$V_{CC}$	TYP.	LIMIT	
Minimum Pulse Width (CK)	$t_{WL}$ $t_{WH}$		$3.3 \pm 0.3$	—	7.0	7.0
			$5.0 \pm 0.5$	—	5.0	5.0
Minimum Pulse Width ( $\overline{\text{CLR}}$ , $\overline{\text{PR}}$ )	$t_{WL}$		$3.3 \pm 0.3$	—	7.0	7.0
			$5.0 \pm 0.5$	—	5.0	5.0
Minimum Set-up Time	$t_s$		$3.3 \pm 0.3$	—	6.0	6.0
			$5.0 \pm 0.5$	—	3.5	3.5
Minimum Hold Time	$t_h$		$3.3 \pm 0.3$	—	1.0	1.0
			$5.0 \pm 0.5$	—	1.0	1.0
Minimum Removal Time ( $\overline{\text{CLR}}$ , $\overline{\text{PR}}$ )	$t_{rem}$		$3.3 \pm 0.3$	—	4.0	4.0
			$5.0 \pm 0.5$	—	2.0	2.0

AC ELECTRICAL CHARACTERISTICS( $C_L=50\text{pF}$ ,  $R_L=500\Omega$ , Input  $t_r=t_f=3\text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$	Ta=25°C			Ta=-40 ~ 85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time (CK-Q, Q)	$t_{PLH}$		$3.3 \pm 0.3$	—	8.2	13.9	1.0	16.0	ns
	$t_{PHL}$		$5.0 \pm 0.5$	—	6.1	8.7	1.0	10.0	
Propagation Delay Time (CLR, PR-Q, Q)	$t_{PLH}$		$3.3 \pm 0.3$	—	8.0	13.1	1.0	15.0	
	$t_{PHL}$		$5.0 \pm 0.5$	—	5.7	8.2	1.0	9.4	
Maximum Clock Frequency	$f_{MAX}$		$3.3 \pm 0.3$	60	120	—	60	—	MHz
Input Capacitance	$C_{IN}$			—	5	10	—	10	pF
Power Dissipation Capacitance	$C_{PD(1)}$			—	77	—	—	—	

Note(1)  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(PP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2(\text{per F/F})$$