SCBS204A - JUNE 1992 - REVISED JULY 1994

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_△ = 25°C
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Bus-Hold Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABT16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor- or bus-interface applications. This device is also useful in memory-interleaving applications.

SN54ABT16260 . . . WD PACKAGE SN74ABT16260 . . . DL PACKAGE (TOP VIEW)

	$\overline{}$		_	1
OEA [1,	O	56	OE2B
LE1B[2			LEA2B
2B3 [3		54]2B4
GND [4		53	GND
2B2 [5		52] 2B5
2B1	6		51]2B6
v _{cc} [7		50] v _{cc}
A1 [49]2 B 7
A2 [48	2B8
A3 [47	2B9
GND [GND
A4 [45	2B10
A5 [13		44	2B11
A6 [1		43]2B12
A7 [] 1B12
A8 [] 1B11
A9 [] 1B10
GND [] GND
A10 [19] 1B9
A11 [] 1B8
A12				187
Vcc [$]v_{CC}$
1B1 [1] 1B6
1B2 [33] 1B5
GND []GND
1B3 [] 1B4
LE2B [3			LEA1B
SEL [28		29	OE1B

Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The output-enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals also allow bank control in the A to B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16260 is available in Tl's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

SCBS204A - JUNE 1992 - REVISED JULY 1994

description (continued)

The SN54ABT16260 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16260 is characterized for operation from –40°C to 85°C.

Function Tables

B TO A (OEB = H)


		INP	UTS			OUTPUT
1B	2B	SEL	LE1B	LE2B	OEA	A
Н	Х	Н	Н	Х	L	Н
L	Х	Н	н	X	L	L
Х	X	Н	L	X	L	A ₀
х	н	L	×	Н	L	н
х	L	L	×	Н	L	L
х	Х	L	X	L	L	A _O
×	Х	×	X	X	н	Z

A TO B (OEA = H)

	A TO B (OEA STI)										
		INPUTS			OUTI	PUTS					
A	LEA1B	LEA2B	ÖE1B	ŌE2B	1B	28					
Н	Н	Н	L.	L	, H	н					
L	Н	н	L	L	L	Ł					
н	Н	L	L	L	н	2B ₀					
L	Н	L	L	L	L	2B ₀					
н	L	Н	L	L	1B ₀	Н					
L	L	н	L	L	1B ₀	L					
Х	L	L	L	L	1B ₀	2B ₀					
X	X	X	н	н	Z	Z					
X	X	X	L	н	Active	Z					
X	X	Х	Н	L	Z	Active					
×	X	X	L	L	Active	Active					

SCBS204A - JUNE 1992 - REVISED JULY 1994

logic diagram (positive logic)



SCRS2044 - JUNE 1992 - REVISED JULY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, Vo	0.5 V to 5.5 V
Current into any output in the low state, Io: SN54ABT16260	96 mA
SN74ABT16260	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	–18 mA
Output clamp current, IOK (VO < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DL package	1.4 W
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology
 Data Book, literature number SCBD002B.

recommended operating conditions (see Note 3)

	-		SN54A	BT16260	SN74AI	LINIT	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	•	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
V ₁	Input voltage		0	VCC	0	VCC	٧
Іон	High-level output current			-24		-32	mA
lor	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



SCBS204A - JUNE 1992 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			TEST CONDITIONS		A = 25°0	0	SN54A	3T16260	SN74ABT16260		UNIT
PAR	AMETER	TEST CO	NDITIONS	MIN	TYPT	MAX	MIN	MAX	MIN	MAX	UNII
VIK		V _{CC} = 4.5 V,	i _l = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	IOH = - 3 mA	2.5			2.5		2.5		
.,		V _{CC} = 5 V,	IOH = - 3 mA	3			3		3		l v
VOH		V 45V	IOH = -24 mA	2			2				*
		V _{CC} = 4.5 V	I _{OH} = - 32 mA	2.					2		
.,	V _{CC} = 4.5 V		I _{OL} ≈ 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	· •
1	Control inputs	V _{CC} = 0 to 5.5 V,	V _I = V _{CC} or GND			±1		±1		±1	μΑ
l _I	A or B ports	V _{CC} = 2.1 V to 5.5 V _I = V _{CC} or GND	V,			±20		±100		±20	μх
	A D	V _{CC} = 4.5 V, V _I = 0.8 V							100		μА
l(hold)	A or B ports	V _{CC} = 4.5 V,	V _I = 2 V						-100		μΛ
lozpu		$\frac{V_{CC} = 0 \text{ to } 2.1 \text{ V,}}{\overline{OE} = X}$	$V_0 = 0.5 \text{ to } 2.7 \text{ V},$			±50				±50	μА
OZPD	 ,	$\frac{V_{CC}}{OE} = 2.1 \text{ V to 0},$	$V_O = 0.5 \text{ to } 2.7 \text{ V},$			±50				±50	μА
lozh‡	-	V _{CC} = 2.1 V to 5.5 V _O = 2.7 V,	V, OE ≥ 2 V			10		10		10	μΑ
lozL‡	_	V _{CC} = 2.1 V to 5.5 V _O = 0.5 V,				-10		-10		-10	μА
loff		V _{CC} = 0,	V ₁ or V _O ≤ 4.5 V			±100				±100	μА
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μA
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-225	-50	-225	-50	-225	mA
	Outputs high					1.5		1.5		1.5	
loo	Outputs low	V _{CC} = 5.5 V,	1 _O = 0,			63		63		63	mA.
lcc	Outputs disabled	V _I = V _{CC} or GND				1		1		1	
ΔICC		V _{CC} = 5.5 V, Other inputs at V _C	One input at 3.4 V, c or GND			1.5		1.5		1.5	mA
Ci		V _i = 2.5 V or 0.5 V			3						ρF
Cio		VO = 2.5 V or 0.5 \	1		11.5						pF

^{*} On products compliant to MIL-STD-883, Class B, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡] The parameters IOZH and IOZL include the input leakage current. § Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS204A - JUNE 1992 - REVISED JULY 1994


timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = 5 V, T _A = 25°C	SN54ABT16260	SN74ABT16260	UNIT
		MIN MAX	MIN MAX	MIN MAX	1
t _w	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3	3.3	3.3	ns
t _{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B↓	1.5	2	1.5	ns
th	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B↓	1	2	1	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 5 V, T _A = 25°C		SN54ABT16260		SN74ABT16260		UNIT
	(1147-017	(0017017	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
tpLH	A or B	B or A	1	3.1	4.8	1	5.9	1	5.6	
tpHL_		B 01 A	1	3.4	5	1	6.3	1	5.9	ns
^t PLH		A or B	1.1	3.2	4.9	1.1	6.6	1.1	5.8	
t _{PHL}	L.C.		1.1	3.3	4.9	1.1	5.9	1.1	5.3	ns
tPLH	SEL (B1)		1.3	3.2	4.6	1.3	5.4	1.3	5.3	ns
YPLH	SEL (B2)	A	1.1	3.4	4.9	1.1	6.3	1.1	6	
t _{PHL}	SEL (B1)	^	1.5	3.1	4.4	1.5	5	1.5	4.4	
TPHL	SEL (B2)		1.6	3.6	5.1	1.6	6.2	1.6	5.9	
^t PZH	OE	A == D	1	3.3	4.7	1	6.4	1	5.7	
[†] PZL		A or B	1.6	3.8	5.1	1.6	6.5	1.6	5.8	ns
†PHZ	ŌĒ	A or B	2.2	4.1	5.4	2.2	7.5	2.2	6.4	
tPLZ		A or B	1.3	3.2	4.4	1.3	5.4	1.3	4.8	ns

PARAMETER MEASUREMENT INFORMATION



INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C₁ includes probe and jig capacitance.

- A. C_L includes probe and jig capacitance.

 B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms