

SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

D2618, OCTOBER 1980—REVISED OCTOBER 1985

MEETS IEEE STANDARD 488-1978 (GPIB)


- 8-Channel Bidirectional Transceiver
- Power-Up/Power-Down Protection (Glitch-Free)
- Designed to Implement Control Bus Interface
- SN75161B Designed for Single Controller
- SN75162B Designed for Multi-Controllers
- High-Speed, Low-Power Schottky Circuitry
- Low-Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device Is Powered Down ($V_{CC} = 0$)

description


The SN75161B and SN75162B eight-channel general-purpose interface bus transceivers are monolithic, high-speed, low-power Schottky devices designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a single- or multiple-controller instrumentation system. When combined with the SN75160B octal bus transceiver, the SN75161B or SN75162B provides the complete 16-wire interface for the IEEE 488 bus.

The SN75161B and SN75162B each features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. A power up/down disable circuit is included on all bus and receiver outputs. This provides glitch-free operation during V_{CC} power-up and power-down. The direction of data through these driver-receiver pairs is determined by the DC, TE, and SC (on SN75162B) enable signals. The SC input on the SN75162B allows the REN and IFC transceivers to be controlled independently.


SN75161B . . . DW, J, OR N PACKAGE



SN75162B . . . DW PACKAGE



SN75162B . . . N PACKAGE



NC—No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1985, Texas Instruments Incorporated

SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

description (continued)

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage V_{CC} is 0. The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features p-n-p transistor inputs for high input impedance and hysteresis of 400 mV for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.


The SN75161B and SN75162B are characterized for operation from 0°C to 70°C.

CHANNEL IDENTIFICATION TABLE

NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	Control
SC	System Control (SN75162B only)	
ATN	Attention	
SRQ	Service Request	
REN	Remote Enable	Bus
IFC	Interface Clear	Management
EOI	End or Identify	
DAV	Data Valid	
NDAC	Not Data Accepted	Data
NRFD	Not Ready for Data	Transfer


SN75161B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SN75161B logic symbol†




† This symbol is in accordance with IEEE Std 91-1984 and IEC publication 617-12.
 ▽ designates 3-state output, ◻ designates passive-pullup outputs.

SN75161B logic diagram (positive logic)



SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER


SN75162B logic symbol†



† This symbol is in accordance with IEEE Std 91-1984 and IEC publication 617-12.

▽ designates 3-state output. ⊕ designates passive-pullup outputs.

SN75162B logic diagram (positive logic)



[] Denotes pin numbers for DW package.
 () Denotes pin numbers for N package.

SN75161B, SN75162B
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SN75161B
RECEIVE/TRANSMIT FUNCTION TABLE

CONTROLS			BUS-MANAGEMENT CHANNELS					DATA-TRANSFER CHANNELS			
DC	TE	ATN [†]	ATN [†]	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD	
			(Controlled by DC)						(Controlled by TE)		
H	H	H	R	T	R	R	T	T	R	R	
H	H	L									
L	L	H	T	R	T	T	T	R	T	T	
L	L	L									
H	L	X	R	T	R	R	R	R	T	T	
L	H	X	T	R	T	T	T	T	R	R	

SN75162B
RECEIVE/TRANSMIT FUNCTION TABLE

SC	CONTROLS			BUS-MANAGEMENT CHANNELS					DATA-TRANSFER CHANNELS		
	DC	TE	ATN [†]	ATN [†]	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
				(Controlled by DC)		(Controlled by SC)			(Controlled by TE)		
	H	H	H	R	T				T	T	R
	H	H	L						R	R	
	L	L	H	T	R				R	T	T
	L	L	L	R	T				R	T	T
	H	L	X	T	R				R	T	T
	L	H	X	T	R			T	R	R	
H						T	T				
L						R	R				

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

[†] ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.



TEXAS
INSTRUMENTS

POST OFFICE BOX 865303 • DALLAS, TEXAS 75285

2-519

SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	5.5 V
Low-level driver output current	100 mA
Continuous total power dissipation (see Note 2)	See Dissipation Rating Table
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16) inch from the case for 60 seconds: J package	300°C
Lead temperature 1,6 mm (1/16) inch from the case for 10 seconds: DW or N package	260°C

- NOTES 1. All voltage values are with respect to network ground terminal.
2. In the J package, SN75161B chips are alloy mounted.

SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR	$T_A = 70^\circ\text{C}$
	POWER RATING	ABOVE $T_A = 25^\circ\text{C}$	POWER RATING
DW (20 Pin)	1125 mW	9.0 mW/ $^\circ\text{C}$	720 mW
DW (24 Pin)	1350 mW	10.8 mW/ $^\circ\text{C}$	864 mW
J	1375 mW	11.0 mW/ $^\circ\text{C}$	880 mW
N (20 Pin)	1150 mW	9.2 mW/ $^\circ\text{C}$	736 mW
N (22 Pin)	1700 mW	13.6 mW/ $^\circ\text{C}$	1088 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}		4.75	5	5.25	V
High-level input voltage, V_{IH}		2			V
Low-level input voltage, V_{IL}		0.8			V
High-level output current, I_{OH}	Bus ports with 3-state outputs	-5.2			mA
	Terminal ports	-800			μA
Low-level output current, I_{OL}	Bus ports	48			mA
	Terminal ports	16			mA
Operating free-air temperature, T_A		0	70		$^\circ\text{C}$

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT	
V_{IK}	Input clamp voltage	$I_I = -18 \text{ mA}$		-0.8	-1.5		V	
V_{hys}	Hysteresis ($V_{T+} - V_{T-}$)	Bus		0.4	0.65		V	
V_{OH}^{\ddagger}	High-level output voltage	Terminal	$I_{OH} = -800 \mu\text{A}$	2.7	3.5		V	
		Bus	$I_{OH} = -5.2 \text{ mA}$	2.5	3.3		V	
V_{OL}	Low-level output voltage	Terminal	$I_{OL} = 16 \text{ mA}$		0.3	0.5	V	
		Bus	$I_{OL} = 48 \text{ mA}$		0.35	0.5	V	
I_I	Input current at maximum input voltage	Terminal	$V_I = 5.5 \text{ V}$		0.2	100	μA	
I_{IH}	High-level input current	Terminal and control inputs	$V_I = 2.7 \text{ V}$		0.1	20	μA	
I_{IL}	Low-level input current		$V_I = 0.5 \text{ V}$		-10	-100	μA	
$V_{I/O(\text{bus})}$	Voltage at bus port	Driver disabled	$I_{I(\text{bus})} = 0$	2.5	3.0	3.7	V	
			$I_{I(\text{bus})} = -12 \text{ mA}$			-1.5	V	
$I_{I/O(\text{bus})}$	Current into bus port	Power on	Driver disabled	$V_{I(\text{bus})} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3			mA
				$V_{I(\text{bus})} = 0.4 \text{ V to } 2.5 \text{ V}$	0		-3.2	
				$V_{I(\text{bus})} = 2.5 \text{ V to } 3.7 \text{ V}$			+2.5	
				$V_{I(\text{bus})} = 3.7 \text{ V to } 5 \text{ V}$	0		-3.2	
				$V_{I(\text{bus})} = 5 \text{ V to } 5.5 \text{ V}$	0.7		2.5	
		Power off	$V_{CC} = 0, V_{I(\text{bus})} = 0 \text{ to } 2.5 \text{ V}$			-40	μA	
I_{OS}	Short-circuit output current	Terminal		-15	-35	-75	mA	
		Bus		-25	-50	-125	mA	
I_{CC}	Supply current	No load, TE, DC, and SC low				110	mA	
$C_{I/O(\text{bus})}$	Bus-port capacitance	$V_{CC} = 5 \text{ V to } 0, V_{I/O} = 0 \text{ to } 2 \text{ V}, f = 1 \text{ MHz}$				30	pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

[‡] V_{OH} applies for 3-state outputs only.



SN75161B, SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

switching characteristics, $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high-level output	Terminal	Bus	$C_L = 30\text{ pF}$, See Figure 1		14	20	ns
t_{PHL} Propagation delay time, high-to-low-level output					14	20	
t_{PLH} Propagation delay time, low-to-high-level output	Terminal	Bus (SRQ, NDAC NRFD)	$C_L = 30\text{ pF}$, See Figure 1	29	35	ns	
t_{PLH} Propagation delay time, low-to-high-level output	Bus	Terminal	$C_L = 30\text{ pF}$, See Figure 2		10	20	ns
t_{PHL} Propagation delay time, high-to-low-level output					15	22	
t_{PZH} Output enable time to high level	TE, DC, or SC	BUS (ATTN, EOI, REN, IFC, and DAV)	See Figure 3			60	ns
t_{PHZ} Output disable time from high level					45		
t_{PZL} Output enable time to low level					60		
t_{PLZ} Output disable time from low level					55		
t_{PZH} Output enable time to high level	TE, DC, or SC	Terminal	See Figure 4			55	ns
t_{PHZ} Output disable time from high level					50		
t_{PZL} Output enable time to low level					45		
t_{PLZ} Output disable time from low level					55		

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES





FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1\text{ MHz}$, 50% duty cycle, $t_r \leq 6\text{ ns}$, $t_f \leq 6\text{ ns}$, $Z_0 = 50\ \Omega$.

SN75161B, SN75162B
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

PARAMETER MEASUREMENT INFORMATION




FIGURE 3. BUS ENABLE AND DISABLE TIMES

FIGURE 4. TERMINAL ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z₀ = 50 Ω.

SN75161B, SN75162B
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

TYPICAL CHARACTERISTICS




FIGURE 5




FIGURE 6




FIGURE 7

SN75161B, SN75162B
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

TYPICAL CHARACTERISTICS

