

TC74HCT564AP/AF TC74HCT574AP/AF

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT
 TC74HCT564AP/AF INVERTING
 TC74HCT574AP/AF NON-INVERTING

The TC74HCT564A and HCT574A are high speed CMOS OCTAL FLIP-FLOPs with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Their inputs are compatible with TTL, NMOS, and CMOS output voltage levels.


These 8-bit D-type flip-flops are controlled by a clock input (CK) and an output enable input (OE).

The TC74HCT564A has inverting outputs, and the TC74HCT574A has non-inverting outputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $f_{MAX}=62\text{MHz}(\text{Typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- Compatible with TTL outputs $V_{IH}=2\text{V}(\text{Max.})$
 $V_{IL}=0.8\text{V}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OHI}|=I_{OL}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH}=t_{PHL}$
- Pin and Function Compatible with 74LS564/574



PIN ASSIGNMENT



TC74HCT574A




TRUTH TABLE

INPUTS			OUTPUTS	
OE	CK	D	Q(T574A)	Q(T564A)
H	X	X	Z	Z
L	X		Q _n	Q̄ _n
L	L	L	L	H
L	H	H	H	L


X : Don't Care
 Z : High Impedance
 Q_n(Q̄_n) : No Change

IEC LOGIC SYMBOL




SYSTEM DIAGRAM

TC74HCT564A



TC74HCT574A



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} + 0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±35	mA
DC V _{CC} /Ground Current	I _{CC}	±75	mA
Power Dissipation	P _D	500(DIP)*/180(SOIC)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V _{CC}	4.5 ~ 5.5	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 500	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		
High-Level Input Voltage	V _{IH}		4.5 l 5.5	2.0	—	—	2.0	—	V
Low-Level Input Voltage	V _{IL}		4.5 l 5.5	—	—	0.8	—	0.8	V
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL} I _{OH} = -20 μA I _{OH} = -6 mA	4.5 4.5	4.4 4.18	4.5 4.31	— —	4.4 4.13	— —	V
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL} I _{OL} = 20 μA I _{OL} = 6 mA	4.5 4.5	— —	0.0 0.17	0.1 0.26	— —	0.1 0.33	V
3-State Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	5.5	—	—	±0.5	—	±5.0	μA
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	5.5	—	—	±0.1	—	±1.0	μA
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	5.5	—	—	4.0	—	40.0	
	ΔI _{CC}	PER INPUT: V _{IN} = 0.5V or 2.4V OTHER INPUT: V _{CC} or GND	5.5	—	—	2.0	—	2.9	mA

TIMING REQUIREMENTS (Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$		$T_a=-40 \sim 85^\circ\text{C}$		UNIT
				TYP.	LIMIT	LIMIT		
Minimum Pulse Width (CK)	$t_{W(H)}$ $t_{W(L)}$		4.5 5.5	— —	15	19	ns	
					14	17		
Minimum Set-up Time (Dn)	t_s		4.5 5.5	— —	15	19	ns	
					14	17		
Minimum Hold Time (Dn)	t_h		4.5 5.5	— —	0	0	ns	
					0	0		
Clock Frequency	f		4.5 5.5	— —	31 34	25 27	MHz	

AC ELECTRICAL CHARACTERISTICS (Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V_{CC}	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		50	4.5 5.5	— —	7 6	12 11	— —	15 14	ns
					— —	19 16	30 27	— —	38 34	
Propagation Delay Time (CK-Q, \bar{Q})	t_{PLH} t_{PHL}		50	4.5 5.5	— —	24 21	40 35	— —	48 44	ns
					— —	19 16	30 27	— —	38 34	
Output Enable time	t_{PZL} t_{PZH}	$R_L = 1\text{ k}\Omega$	50	4.5 5.5	— —	24 21	40 35	— —	48 44	ns
					— —	19 16	30 27	— —	38 34	
Output Disable time	t_{PLZ} t_{PHZ}	$R_L = 1\text{ k}\Omega$	50	4.5 5.5	— —	19 16	30 27	— —	38 34	
Maximum Clock Frequency	f_{MAX}		50	4.5 5.5	31 34	50 60	— —	25 27	— —	
Input Capacitance	C_{IN}				—	5	10	—	10	pF
Output Capacitance	C_{OUT}				—	10	—	—	—	
Power Dissipation Capacitance	$C_{PD(1)}$	TC74HCT564A		—	65	—	—	—	—	
		TC74HCT574A		—	62	—	—	—	—	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC\text{ (avg)}} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8(\text{per bit})$$

And the total C_{PD} when n pcs. of Flip Flop operate can be gained by the following equation:

$$C_{PD\text{ (total)}} = 51 + 14 \cdot n(\text{TC74HCT564A})$$

$$C_{PD\text{ (total)}} = 47 + 15 \cdot n(\text{TC74HCT574A})$$