


Product Preview

Low-Voltage CMOS Octal Transceiver/Registered Transceiver With Dual Enable With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX652 is a high performance, non-inverting octal transceiver/registered transceiver operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX652 inputs to be safely driven from 5V devices. The MC74LCX652 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes from a LOW-to-HIGH logic level. Two Output Enable pins ($\overline{OE}B\bar{A}$, OEAB) are provided to control the transceiver outputs. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls (SBA, SAB) can multiplex stored and real-time (transparent mode) data. In the isolation mode (both outputs disabled), A data may be stored in the B register or B data may be stored in the A register. When in the real-time mode, it is possible to store data without using the internal registers by simultaneously enabling OEAB and $\overline{OE}B\bar{A}$. In this configuration, each output reinforces its input (data retention is not guaranteed in this mode).

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant — Interface Capability With 5V TTL Logic
- Supports Live Insertion and Withdrawal
- I_{OFF} Specification Guarantees High Impedance When $V_{CC} = 0V$
- LVTTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10 μ A) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74LCX652

LCX

**LOW-VOLTAGE CMOS
OCTAL TRANSCEIVER/
REGISTERED TRANSCEIVER
WITH DUAL ENABLE**


DW SUFFIX
PLASTIC SOIC
CASE 751E-04

SD SUFFIX
PLASTIC SSOP
CASE 940D-03

DT SUFFIX
PLASTIC TSSOP
CASE 948H-01

PIN NAMES

Pins	Function
A0-A7	Side A Inputs/Outputs
B0-B7	Side B Inputs/Outputs
CAB, CBA	Clock Pulse Inputs
SAB, SBA	Select Control Inputs
$\overline{OE}B\bar{A}$, OEAB	Output Enable Inputs




FUNCTION TABLE

Inputs						Storage Registers		Data Ports		Operating Mode
OEAB	OEBA	CAB	CBA	SAB	SBA	Q _A	Q _B	A _n	B _n	
L	H							Input	Input	
		↑	↑	X	X	NC	NC	X	X	Isolation, Hold Storage
		↑	↑			X	X	L H X X	X X L H	Store A and/or B Data
H	H							Input	Output	
		↑	X*	L	X	NC NC	NC NC	L H	L H	Real Time A Data to B Bus
				H	X	NC	NC	X	Q _A	Stored A Data to B Bus
		↑	X*	L	X	L H	NC NC	L H	L H	Real Time A Data to B Bus; Store A Data
		H	X	L H	NC NC	L H	Q _A Q _A	Q _A Q _A	Stored A Data to B Bus; Store A Data	
L	L							Output	Input	
		X*	↑	X	L	NC NC	NC NC	L H	L H	Real Time B Data to A Bus
				X	H	NC	NC	Q _B	X	Stored B Data to A Bus
		X*	↑	X	L	NC NC	L H	L H	L H	Real Time B Data to A Bus; Store B Data
		X	H	NC NC	L H	Q _B Q _B	L H	Q _B Q _B	Stored B Data to A Bus; Store B Data	
H	L							Output	Output	
		↑	↑	H	H	NC	NC	Q _B	Q _A	Stored A Data to B Bus, Stored B Data to A Bus

H = High Voltage Level, L = Low Voltage Level; X = Don't Care; ↑ = Low-to-High Clock Transition, † = NOT Low-to-High Clock Transition; NC = No Change; * = The clocks are not internally gated with either the Output Enables or the Source Inputs. Therefore, data at the A or B ports may be clocked into the storage registers, at any time. For I_{CC} reasons, Do Not Float Inputs


BUS APPLICATIONS

Real Time Transfer – Bus B to Bus A




OEAB	OEBA	CAB	CBA	SAB	SBA
L	L	X	X	X	L

Real Time Transfer – Bus A to Bus B




OEAB	OEBA	CAB	CBA	SAB	SBA
H	H	X	X	L	X

Store Data from Bus A, Bus B or Bus A and Bus B




OEAB	OEBA	CAB	CBA	SAB	SBA
X	H	↑	X	X	X
L	X	X	↑	X	X
L	H	↑	↑	X	X

Transfer A Stored Data to Bus B or Stored Data Bus B to Bus A or Both at the Same Time




OEAB	OEBA	CAB	CBA	SAB	SBA
H	H	HorL	X	H	X
L	L	X	HorL	X	H
H	L	HorL	HorL	H	H

Store Bus A in Both Registers or Store Bus B in Both Registers



OEAB	OEBA	CAB	CBA	SAB	SBA
H	H	↑	↑	L	X
L	L	↑	↑	X	L

Isolation



OEAB	OEBA	CAB	CBA	SAB	SBA
L	H	HorL	HorL	X	X

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0		V
V _I	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
V _O	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		-0.5 ≤ V _O ≤ V _{CC} + 0.5 ¹	Output in HIGH or LOW State	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	mA
I _O	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current Per Supply Pin	±100		mA
I _{GND}	DC Ground Current Per Ground Pin	±100		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C

* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

1. I_O absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Typ	Max	Unit	
V _{CC}	Supply Voltage	Operating	2.0	3.3	3.6	V
		Data Retention Only	1.5	3.3	3.6	
V _I	Input Voltage	0		5.5	V	
V _O	Output Voltage (HIGH or LOW State) (3-State)	0		V _{CC}	V	
		0		5.5		
I _{OH}	HIGH Level Output Current, V _{CC} = 3.0V – 3.6V			-24	mA	
I _{OL}	LOW Level Output Current, V _{CC} = 3.0V – 3.6V			24	mA	
I _{OH}	HIGH Level Output Current, V _{CC} = 2.7V – 3.0V			-12	mA	
I _{OL}	LOW Level Output Current, V _{CC} = 2.7V – 3.0V			12	mA	
T _A	Operating Free-Air Temperature	-40		+85	°C	
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V	

DC ELECTRICAL CHARACTERISTICS

Symbol	Characteristic	Condition	T _A = -40°C to +85°C		Unit
			Min	Max	
V _{IH}	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		V
V _{IL}	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
V _{OH}	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = -100μA	V _{CC} - 0.2		V
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		
V _{OL}	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

1. These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

DC ELECTRICAL CHARACTERISTICS (continued)

Symbol	Characteristic	Condition	T _A = -40° C to +85° C		Unit
			Min	Max	
I _I	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μA
I _{OZ}	3-State Output Current	2.7 ≤ V _{CC} ≤ 3.6V; 0V ≤ V _O ≤ 5.5V; V _I = V _{IH} or V _{IL}		±5.0	μA
I _{OFF}	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μA
I _{CC}	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		10	μA
		2.7 ≤ V _{CC} ≤ 3.6V; 3.6 ≤ V _I or V _O ≤ 5.5V		±10	μA
ΔI _{CC}	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μA

AC CHARACTERISTICS¹ (t_R = t_F = 2.5ns; C_L = 50pF; R_L = 500Ω)

Symbol	Parameter	Waveform	Limits				Unit
			T _A = -40° C to +85° C				
			V _{CC} = 3.0V to 3.6V		V _{CC} = 2.7V		
Min	Max	Min	Max				
f _{max}	Clock Pulse Frequency	3	150				MHz
t _{PLH} t _{PHL}	Propagation Delay Clock to Output	3	1.5	8.5	1.5	9.5	ns
			1.5	8.5	1.5	9.5	
t _{PLH} t _{PHL}	Propagation Delay Input to Output	1	1.5	7.0	1.5	8.0	ns
			1.5	7.0	1.5	8.0	
t _{PLH} t _{PHL}	Propagation Delay Select to Output	1	1.5	8.5	1.5	9.5	ns
			1.5	8.5	1.5	9.5	
t _{PZH} t _{PZL}	Output Enable Time to High and Low Level	2	1.5	8.5	1.5	9.5	ns
			1.5	8.5	1.5	9.5	
t _{PHZ} t _{PLZ}	Output Disable Time From High and Low Level	2	1.5	8.5	1.5	9.5	ns
			1.5	8.5	1.5	9.5	
t _s	Setup Time, HIGH or LOW Data to Clock	3	2.5		2.5	ns	
t _h	Hold Time, HIGH or LOW Data to Clock	3	1.5		1.5	ns	
t _w	Clock Pulse Width, HIGH or LOW	3	3.3		3.3	ns	
t _{OSSL} t _{OSLH}	Output-to-Output Skew (Note 2)			1.0			ns
				1.0			

- These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.
- Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSSL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS

Symbol	Characteristic	Condition	T _A = +25° C			Unit
			Min	Typ	Max	
V _{OLP}	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V
V _{OLV}	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V


- Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state. The LCX652 is characterized with 7 outputs switching with 1 output held LOW.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
CPD	Power Dissipation Capacitance	10MHz, $V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	25	pF
C_{iN}	Input Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	7	pF
$C_{i/O}$	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF




WAVEFORM 1 – SAB to B and SBA to A, An to Bn PROPAGATION DELAYS
 $t_R = t_F = 2.5ns$, 10% to 90%, $f = 1MHz$, $t_W = 500ns$




WAVEFORM 2 – OEBA/OEAB to An/Bn OUTPUT ENABLE AND DISABLE TIMES
 $t_R = t_F = 2.5ns$, 10% to 90%, $f = 1MHz$, $t_W = 500ns$

Figure 1. AC Waveforms




WAVEFORM 3 – CLOCK to Bn/An PROPAGATION DELAYS, CLOCK MINIMUM PULSE WIDTH, An/Bn to CLOCK SETUP AND HOLD TIMES
 $t_R = t_F = 2.5ns, 10\% \text{ to } 90\%; f = 1MHz; t_w = 500ns \text{ except when noted}$



WAVEFORM 4 – INPUT PULSE DEFINITION
 $t_R = t_F = 2.5ns, 10\% \text{ to } 90\% \text{ of } 0V \text{ to } 2.7V$

Figure 2. AC Waveforms



TEST	SWITCH
t_{PLH}, t_{PHL}	Open
t_{PZL}, t_{PLZ}	6V
Open Collector/Drain t_{PLH} and t_{PHL}	6V
t_{PZH}, t_{PHZ}	GND

$C_L = 50pF$ or equivalent (Includes jig and probe capacitance)
 $R_L = R_1 = 500\Omega$ or equivalent
 $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

Figure 3. Test Circuit