

Octal bus transceiver/register; 3-state

74HL33646

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with the JEDEC 3.3 V ± 0.3 V supply
- CMOS low power consumption
- Flow-through pin-out architecture
- Low inductance, multiple centre power and ground pins for minimum noise and ground bounce
- 3-state outputs
- Direct interface with TTL levels

DESCRIPTION

The 74HL33646 consist of 8 non-inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the 'A' or 'B' bus will be clocked in the internal registers, as the appropriate clock (CP_{AB} or CP_{BA}) goes to a HIGH logic level. Output enable (\overline{OE}) and direction (DIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the 'A' or 'B' register, or in both. The select source inputs (S_{AB} and S_{BA}) can multiplex stored and real-time (transparent mode) data. The direction (DIR) input determines which bus will receive data when \overline{OE} is active (LOW). In the isolation mode ($\overline{OE} = \text{HIGH}$), 'A' data may be stored in the 'B' register and/or 'B' data may be stored in the 'A' register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, 'A' or 'B' may be driven at a time.

The '646' is functionally identical to the '648', but has non-inverting data paths.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 2.0 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay A _n , B _n to B _n , A _n	C _L = 50 pF V _{CC} = 3.3 V	3.2	ns
f _{max}	maximum clock frequency		350	MHz
C _I	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per latch	notes 1 and 2	50	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.
2. The condition is V_i = GND to V_{CC}.

ORDERING INFORMATION





TYPE NUMBER	PACKAGE			
	PINS	PACKAGE	MATERIAL	CODE
74HL33646D	28	SO	plastic	SOT136-1
74HL33646DB	28	SSOP	plastic	SOT341-1
74HL33646PW	28	TSSOP	plastic	SOT361-1

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1	\overline{OE}	output enable input (active LOW)
2, 3, 4, 5, 10, 11, 12, 13	A ₀ to A ₇	'A' data inputs/outputs
6, 7, 8, 9	GND	ground (0 V)
14	DIR	direction control input
15	S _{BA}	select 'B' to 'A' source input
16	CP _{BA}	'B' to 'A' clock input (Low-to-High, edge-triggered)
26, 25, 24, 23, 20, 19, 18, 17	B ₀ to B ₇	'B' data inputs/outputs
21, 22	V _{CC}	positive supply voltage
27	S _{AB}	select 'A' to 'B' source input
28	CP _{AB}	'A' to 'B' clock input (Low-to-High, edge-triggered)

Octal bus transceiver/register; 3-state

74HL33646



Octal bus transceiver/register; 3-state

74HL33646




Fig.5 Logic diagram.

Octal bus transceiver/register; 3-state

74HL33646

FUNCTION TABLE

INPUTS						DATA I/O *		FUNCTION
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}	A ₀ to A ₇	B ₀ to B ₇	
X	X	↑	X	X	X	input	un*	store A, B unspecified*
X	X	X	↑	X	X	un*	input	store B, A unspecified*
H	X	↑	↑	X	X	input	input	store A and B data, isolation
H	X	H or L	H or L	X	X			hold storage
L	L	X	X	X	L	output	input	real-time B data to A bus
L	L	X	H or L	X	H			stored B data to A bus
L	H	X	X	L	X	input	output	real-time A data to B bus
L	H	H or L	X	H	X			stored A data to B bus

* The data output functions may be enabled or disabled by various signals at the \overline{OE} and DIR inputs. Data input functions are always enabled, i.e., data at

the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

un = unspecified
 H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 ↑ = LOW-to-HIGH level transition

Octal bus transceiver/register; 3-state

74HL33646

DC CHARACTERISTICS FOR 74HL33646

For the DC characteristics see chapter "HLL family characteristics", section "Family specifications".

I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HL33646

GND = 0 V; t_r = t_f = 2.0 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)				UNIT	TEST CONDITIONS	
		+25		-40 to +85			V _{CC} (V)	WAVEFORMS
		MIN.	MAX.	MIN.	MAX.			
t _{PHL} /t _{PLH}	propagation delay A _n , B _n to B _n , A _n	-	19.2	-	22.0	ns	1.2	Fig.6
		-	7.2	-	8.3		2.0	
		-	4.8	-	5.5		3.0	
t _{PHL} /t _{PLH}	propagation delay CP _{AB} , CP _{BA} to B _n , A _n	-	23.2	-	26.8	ns	1.2	Fig.7
		-	8.7	-	10.1		2.0	
		-	5.8	-	6.7		3.0	
t _{PHL} /t _{PLH}	propagation delay S _{AB} , S _{BA} to B _n , A _n	-	24.4	-	28.0	ns	1.2	Fig.8
		-	9.2	-	10.5		2.0	
		-	6.1	-	7.0		3.0	
t _{PZH} /t _{PZL}	3-state output enable time OE to A _n , B _n	-	24.4	-	28.0	ns	1.2	Fig.9
		-	9.2	-	10.5		2.0	
		-	6.1	-	7.0		3.0	
t _{PHZ} /t _{PLZ}	3-state output disable time OE to A _n , B _n	-	19.5	-	22.3	ns	1.2	Fig.9
		-	8.1	-	9.1		2.0	
		-	5.8	-	6.5		3.0	
t _{PZH} /t _{PZL}	3-state output enable time DIR to A _n , B _n	-	26.0	-	30.0	ns	1.2	Fig.10
		-	9.8	-	11.3		2.0	
		-	6.5	-	7.5		3.0	
t _{PHZ} /t _{PLZ}	3-state output disable time DIR to A _n , B _n	-	20.3	-	23.1	ns	1.2	Fig.10
		-	8.4	-	9.5		2.0	
		-	6.0	-	6.7		3.0	
t _w	clock pulse width HIGH or LOW CP _{AB} or CP _{BA}	3.0	-	3.7	-	ns	2.0	Figs 6 and 8
		2.0	-	2.5	-		3.0	
t _{su}	set-up time A _n , B _n to CP _{AB} , CP _{BA}	-	-	-	-	ns	1.2	Fig.7
		-	-	-	-		2.0	
		1.0	-	1.0	-		3.0	
t _h	hold time A _n , B _n to CP _{AB} , CP _{BA}	-	-	-	-	ns	1.2	Fig.7
		-	-	-	-		2.0	
		1.0	-	1.0	-		3.0	
f _{max}	maximum clock pulse frequency	150	-	100	-	ns	2.0	Fig.7
		200	-	150	-		3.0	

Octal bus transceiver/register; 3-state

74HL33646

AC WAVEFORMS




Fig.6 Waveforms showing the input A_n, B_n to output B_n, A_n propagation delays and the output transition times.




Fig.7 Waveforms showing the A_n, B_n to CP_{AB}, CP_{BA} set-up and hold times, clock CP_{AB}, CP_{BA} pulse width, maximum clock pulse frequency and the CP_{AB}, CP_{BA} to output B_n, A_n propagation delays.




Fig.8 Waveforms showing the input S_{AB}, S_{BA} to output B_n, A_n propagation delay times and output transition times.




Fig.9 Waveforms showing the input OE to output A_n, B_n 3-state enable and disable times.

- Notes: (1) V_M = 0.6 V at V_{CC} = 1.2 V.
 V_M = 1.0 V at V_{CC} = 2.0 V.
 V_M = 1.5 V at V_{CC} = 3.0 V.
 (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal bus transceiver/register; 3-state

74HL33646

AC WAVEFORMS (Continued)




Fig.10 Waveforms showing the input DIR to output A_n, B_n 3-state enable and disable times.


- Notes: (1) $V_M = 0.6\text{ V}$ at $V_{CC} = 1.2\text{ V}$.
 $V_M = 1.0\text{ V}$ at $V_{CC} = 2.0\text{ V}$.
 $V_M = 1.5\text{ V}$ at $V_{CC} = 3.0\text{ V}$.
 (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the 3-state output load.

Octal bus transceiver/register; 3-state

74HL33646


APPLICATION INFORMATION

Real-time transfer; bus B to bus A




(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
L	L	X	X	X	L

Real-time transfer; bus A to bus B




(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
L	H	X	X	L	X

Storage from A, B or A and B



(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

Transfer storage data to A or B



(1)	(14)	(28)	(16)	(27)	(15)
\overline{OE}	DIR	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}
L	L	X	H or L	X	H
L	H	H or L	X	H	X