

January 1998

**Fast CMOS 3.3V 16-Bit Transparent Latch**
**Features**

- Advanced 0.6 micron CMOS Technology
- 5V Tolerant Inputs and Outputs
- Supports Live Insertion of PCBs
- 2.0V to 3.6V V<sub>CC</sub> Supply Range
- Balanced 24mA Output Drive
- Low Ground Bounce Outputs
- ESD Protection Exceeds 2000V, HBM; 200V, MM
- Functionally Compatible with FCT3, LVC, LVT, and 74 Series Logic Families

**Ordering Information**


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74LCX16373MT	-40 to 85	48 Ld TSSOP	M48.240-P
CD74LCX16373SM	-40 to 85	48 Ld SSOP	M48.300-P


NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

**Description**

The CD74LCX16373 is a 16-bit transparent latch designed with three-state outputs and is intended for bus oriented applications. The Output Enable and Latch Enable controls are organized to operate as two 8-bit latches or one 16-bit latch. When Latch Enable (LE) is HIGH, the flip-flops appear transparent to the data. The data that meets the set-up time when LE is LOW is latched. When OE is HIGH, the bus output is in the high impedance state.

The CD74LCX16373 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

**Pinout**


***Functional Block Diagram***

TRUTH TABLE (NOTE 1)

INPUTS			OUTPUTS
$xD_X$	$x\bar{OE}$	$xLE$	$xO_X$
H	L	H	H
L	L	H	L
X	H	X	Z

## NOTE:

1. H = High Voltage Level
- L = Low Voltage Level
- X = Don't Care
- Z = High Impedance

***Pin Descriptions***

PIN NAME	DESCRIPTION
$x\bar{OE}$	Output Enable Inputs (Active LOW)
$xLE$	Latch Enable Inputs (Active HIGH)
$xD_X$	Data Inputs
$xO_X$	Three-State Outputs
GND	Ground
$V_{CC}$	Power

**Absolute Maximum Ratings**

DC Input Voltage .....	-0.5V to 7.0V
DC Output Current.....	120mA

**Operating Conditions**

Operating Temperature Range.....	-40°C to 85°C
Supply Voltage to Ground Potential	
Inputs and V <sub>CC</sub> Only .....	-0.5V to 7.0V
Operating .....	2.0V to 3.6V
Data Retention .....	1.5V to 3.6V
Supply Voltage to Ground Potential	
Outputs and D/O Only.....	-0.5V to 7.0V

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

## NOTE:

2. θ<sub>JA</sub> is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications**

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS		MIN	(NOTE 4) TYP	MAX	UNITS
<b>DC ELECTRICAL SPECIFICATIONS</b> Over the Operating Range, T <sub>A</sub> = -40°C to 85°C, V <sub>CC</sub> = 2.7V to 3.6V							
Input HIGH Voltage	V <sub>IH</sub>	Guaranteed Logic HIGH Level		2.0	-	-	V
Input LOW Voltage (Input and I/O Pins)	V <sub>IL</sub>	Guaranteed Logic LOW Level		-	-	0.8	V
Output HIGH Voltage	V <sub>OH</sub>	V <sub>CC</sub> = 2.7V to 3.6V	I <sub>OH</sub> = -0.1mA	V <sub>CC</sub> - 0.2	-	-	V
		V <sub>CC</sub> = 2.7V	I <sub>OH</sub> = -12mA	2.2	-	-	V
		V <sub>CC</sub> = 3.0V	I <sub>OH</sub> = -18mA	2.4	-	-	V
			I <sub>OH</sub> = -24mA	2.2	-	-	V
Output LOW Voltage	V <sub>OL</sub>	V <sub>CC</sub> = 2.7V to 3.6V	I <sub>OL</sub> = 0.1mA	-	-	0.2	V
		V <sub>CC</sub> = 2.7V	I <sub>OL</sub> = 12mA	-	-	0.4	V
		V <sub>CC</sub> = 3V	I <sub>OL</sub> = 16mA	-	-	0.4	V
			I <sub>OL</sub> = 24mA	-	-	0.55	V
Clamp Diode Voltage	V <sub>IK</sub>	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA		-	-0.7	-1.2	V
Input Current	I <sub>I</sub>	V <sub>CC</sub> = 2.7V to 3.6V	0 ≤ V <sub>I</sub> ≤ 5.5V	-	-	±5	µA
High Impedance Output Current (Three-State)	I <sub>OZ</sub>	V <sub>CC</sub> = 2.7V to 3.6V	0 ≤ V <sub>O</sub> ≤ 5.5V V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-	-	±5	µA
Power Down Disable	I <sub>OFF</sub>	V <sub>CC</sub> = 0V	V <sub>IN</sub> or V <sub>OUT</sub> ≤ 5.5V	-	-	10	µA
Quiescent Power Supply Current	I <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = GND or V <sub>CC</sub>	-	0.1	10	µA
Quiescent Power Supply Current TTL Inputs HIGH	ΔI <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V (Note 5)	-	-	500	µA
<b>CAPACITANCE</b>							
Input Capacitance (Note 6)	C <sub>IN</sub>	V <sub>CC</sub> = Open, V <sub>IN</sub> = 0V or V <sub>CC</sub>		-	7	-	pF

# CD74LCX16373

## Electrical Specifications (Continued)

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS	MIN	(NOTE 4) TYP	MAX	UNITS
Output Capacitance (Note 6)	$C_{OUT}$	$V_{CC} = 3.3V, V_{IN} = 0V$ or $V_{CC}$	-	8	-	pF
Power Dissipation Capacitance (Note 7)	$C_{PD}$	$V_{CC} = 3.3V, V_{IN} = 0V$ or $V_{CC}, f = 10MHz$	-	25	-	pF

### NOTES:

3. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
4. Typical values are at  $V_{CC} = 3.3V$ ,  $25^{\circ}C$  ambient and maximum loading.
5. Per TTL driven input; all other inputs at  $V_{CC}$  or GND.
6. This parameter is determined by device characterization but is not production tested.
7.  $C_{PD}$  determines the no-load dynamic power consumption per latch. It is obtained by the following relationship:  
 $P_D$  (total power per latch) =  $V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = input frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply range.

## Switching Specifications Over Operating Range

PARAMETER	SYMBOL	(NOTE 8) TEST CONDITIONS	$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$		UNITS
			(NOTE 9) MIN	MAX	(NOTE 9) MIN	MAX	
Propagation Delay $D_n$ to $O_n$	$t_{PLH}, t_{PHL}$	$C_L = 50 pF$ $R_L = 500\Omega$	1.5	5.4	1.5	5.9	ns
Propagation Delay $LE$ to $O_n$	$t_{PLH}, t_{PHL}$		1.5	5.5	1.5	6.4	ns
Output Enable Time	$t_{PZH}, t_{PZL}$		1.5	6.1	1.5	6.5	ns
Output Disable Time (Note 10)	$t_{PHZ}, t_{PLZ}$		1.5	6.0	1.5	6.3	ns
Setup Time, $D_n$ to $LE$	$t_S$		2.5	-	2.5	-	ns
Hold Time, $D_n$ to $LE$	$t_H$		1.5	-	1.5	-	ns
LE Pulse Width, (Note 10)	$t_W$		3.0	-	3.0	-	ns
Output Skew, (Note 11)	$t_{SK(O)}$		-	1.0	-	-	ns

### NOTES:

8. See test circuit and waveforms.
9. Minimum limits are guaranteed but not tested on Propagation Delays.
10. This parameter is guaranteed but not production tested.
11. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
12. Measured with  $n-1$  outputs switching from High-to-Low or Low-to-High. The remaining output is measured in the LOW state.

## Dynamic Switching Characteristics $T_A = 25^{\circ}C$

PARAMETER	SYMBOL	TEST CONDITIONS (NOTE 12)	TYP	UNITS
Dynamic LOW Peak Voltage	$V_{OLP}$	$V_{CC} = 3.3V, C_L = 50pF, V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V
Dynamic LOW Valley Voltage	$V_{OLV}$	$V_{CC} = 3.3V, C_L = 50pF, V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V