

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4013B **flip-flops** Dual D-type flip-flop

Product specification
File under Integrated Circuits, IC04

January 1995

Dual D-type flip-flop

HEF4013B flip-flops

DESCRIPTION

The HEF4013B is a dual D-type flip-flop which features independent set direct (S_D), clear direct (C_D), clock inputs (CP) and outputs (O, \bar{O}). Data is accepted when CP is LOW and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct (C_D) and set-direct (S_D) are independent and override the D or CP inputs. The outputs are buffered for best system performance. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

FUNCTION TABLES

INPUTS				OUTPUTS	
S_D	C_D	CP	D	O	\bar{O}
H	L	X	X	H	L
L	H	X	X	L	H
H	H	X	X	H	H

INPUTS				OUTPUTS	
S_D	C_D	CP	D	O_{n+1}	\bar{O}_{n+1}
L	L		L	L	H
L	L		H	H	L

Notes

- H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial
 = positive-going transition
 O_{n+1} = state after clock positive transition

PINNING

- D data inputs
- CP clock input (L to H edge-triggered)
- S_D asynchronous set-direct input (active HIGH)
- C_D asynchronous clear-direct input (active HIGH)
- O true output
- \bar{O} complement output

HEF4013BP(N): 14-lead DIL; plastic (SOT27-1)

HEF4013BD(F): 14-lead DIL; ceramic (cerdip) (SOT73)

HEF4013BT(D): 14-lead SO; plastic (SOT108-1)

(): Package Designator North America

FAMILY DATA, I_{DD} LIMITS category FLIP-FLOPS

See Family Specifications

Dual D-type flip-flop

HEF4013B
flip-flops




Fig.3 Logic diagram (one flip-flop).

Dual D-type flip-flop

HEF4013B
flip-flops**AC CHARACTERISTICS** $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA	
Propagation delays $CP \rightarrow O, \bar{O}$ HIGH to LOW	5	t_{PHL}		110	220	ns	$83\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10			45	90	ns	$34\text{ ns} + (0,23\text{ ns/pF}) C_L$
	15			30	60	ns	$22\text{ ns} + (0,16\text{ ns/pF}) C_L$
LOW to HIGH	5	t_{PLH}		95	190	ns	$68\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10			40	80	ns	$29\text{ ns} + (0,23\text{ ns/pF}) C_L$
	15			30	60	ns	$22\text{ ns} + (0,16\text{ ns/pF}) C_L$
$S_D \rightarrow \bar{O}$ HIGH to LOW	5	t_{PHL}		100	200	ns	$73\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10			40	80	ns	$29\text{ ns} + (0,23\text{ ns/pF}) C_L$
	15			30	60	ns	$22\text{ ns} + (0,16\text{ ns/pF}) C_L$
$S_D \rightarrow O$ LOW to HIGH	5	t_{PLH}		75	150	ns	$48\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10			35	70	ns	$24\text{ ns} + (0,23\text{ ns/pF}) C_L$
	15			25	50	ns	$17\text{ ns} + (0,16\text{ ns/pF}) C_L$
$C_D \rightarrow O$ HIGH to LOW	5	t_{PHL}		100	200	ns	$73\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10			40	80	ns	$29\text{ ns} + (0,23\text{ ns/pF}) C_L$
	15			30	60	ns	$22\text{ ns} + (0,16\text{ ns/pF}) C_L$
$C_D \rightarrow \bar{O}$ LOW to HIGH	5	t_{PLH}		60	120	ns	$33\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10			30	60	ns	$19\text{ ns} + (0,23\text{ ns/pF}) C_L$
	15			20	40	ns	$12\text{ ns} + (0,16\text{ ns/pF}) C_L$
Output transition times HIGH to LOW	5	t_{THL}		60	120	ns	$10\text{ ns} + (1,0\text{ ns/pF}) C_L$
	10			30	60	ns	$9\text{ ns} + (0,42\text{ ns/pF}) C_L$
	15			20	40	ns	$6\text{ ns} + (0,28\text{ ns/pF}) C_L$
LOW to HIGH	5	t_{TLH}		60	120	ns	$10\text{ ns} + (1,0\text{ ns/pF}) C_L$
	10			30	60	ns	$9\text{ ns} + (0,42\text{ ns/pF}) C_L$
	15			20	40	ns	$6\text{ ns} + (0,28\text{ ns/pF}) C_L$

Dual D-type flip-flop

HEF4013B
flip-flops

AC CHARACTERISTICS

V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times ≤ 20 ns

	V _{DD} V	SYMBOL	MIN.	TYP.	MAX.	
Set-up time D → CP	5	t _{su}	40	20	ns	see also waveforms Figs 4 and 5
	10		25	10	ns	
	15		15	5	ns	
Hold time D → CP	5	t _{hold}	20	0	ns	
	10		20	0	ns	
	15		15	0	ns	
Minimum clock pulse width; LOW	5	t _{WCPL}	60	30	ns	
	10		30	15	ns	
	15		20	10	ns	
Minimum S _D pulse width; HIGH	5	t _{WSDH}	50	25	ns	
	10		24	12	ns	
	15		20	10	ns	
Minimum C _D pulse width; HIGH	5	t _{WCDH}	50	25	ns	
	10		24	12	ns	
	15		20	10	ns	
Recovery time for S _D	5	t _{RS D}	15	-5	ns	
	10		15	0	ns	
	15		15	0	ns	
Recovery time for C _D	5	t _{RC D}	40	25	ns	
	10		25	10	ns	
	15		25	10	ns	
Maximum clock pulse frequency	5	f _{max}	7	14	MHz	
	10		14	28	MHz	
	15		20	40	MHz	

	V _{DD} V	TYPICAL FORMULA FOR P (μW)	
Dynamic power dissipation per package (P)	5	850 f _i + ∑ (f _o C _L) × V _{DD} ²	where f _i = input freq. (MHz) f _o = output freq. (MHz) C _L = total load cap. (pF) ∑ (f _o C _L) = sum of outputs V _{DD} = supply voltage (V)
	10	3 600 f _i + ∑ (f _o C _L) × V _{DD} ²	
	15	9 000 f _i + ∑ (f _o C _L) × V _{DD} ²	

Dual D-type flip-flop

HEF4013B
flip-flops




Fig.4 Waveforms showing set-up times, hold times and minimum clock pulse width. Set-up and hold times are shown as positive values but may be specified as negative values.




Fig.5 Waveforms showing recovery times for S_D and C_D ; minimum S_D and C_D pulse widths.

Dual D-type flip-flop

HEF4013B flip-flops

APPLICATION INFORMATION

Some examples of applications for the HEF4013B are:

- Counters/dividers
- Registers
- Toggle flip-flops




Fig.6 Typical application of the HEF4013B in an n-stage shift register.




Fig.7 Typical application of the HEF4013B in a binary ripple up-counter; divide-by-2ⁿ.




Fig.8 Typical application of the HEF4013B in a modified ring counter; divide-by-(n + 1).

Select & Go...

Information as of 2000-08-29

Catalog by Function

- Discrete semiconductors
- Audio
- Clocks and Watches
- Data communications
- Microcontrollers
- Peripherals
- Standard analog
- Video
- Wired communications
- Wireless communications

Catalog by System

- Automotive
- Consumer Multimedia Systems
- Communications
- PC/PC-peripherals

Cross reference

Models

Packages

Application notes

Selection guides

Other technical documentation

End of Life information

Datahandbook system

Relevant Links

- About catalog tree
- About search
- About this site
- Subscribe to eNews
- Catalog & Datasheets
- Search
- [HEF4013B](#)
- [HEF4013B](#)

HEF4013B; Dual D-type flip-flop

- [Description](#)
- [Datasheet](#)
- [Products, packages, availability and ordering](#)
- [Find similar products](#)

Description

The HEF4013B is a dual D-type flip-flop which features independent set direct (S_D), clear direct (C_D), clock inputs (CP) and outputs (O, O). Data is accepted when CP is LOW and transferred to the output on the positive-going edge of the clock. The active HIGH asynchronous clear-direct (C_D) and set-direct (S_D) are independent and override the D or CP inputs. The outputs are buffered for best system performance. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

Datasheet

Type nr.	Title	Publication release date	Datasheet status	Page count	File size (kB)	Datasheet
HEF4013B	Dual D-type flip-flop	01-Jan-95	Product Specification	7	79	<input type="checkbox"/> Download

Additional datasheet info

To complete the device datasheet with package and family information, also download the following PDF files .

Document	Description	Refer to catalog
1 <input type="checkbox"/> HEF_FAMILY_SPECIFICATIONS	HEF Family Specifications, The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEF0	ICL02



To be kept informed on HEF4013B, subscribe to eNews.



Products, packages, availability and ordering

<u>Partnumber</u>	<u>North American Partnumber</u>	<u>Order code (12nc)</u>	<u>marking/packing</u>	<u>package</u>	<u>device status</u>	<u>buy online</u>
HEC4013BT		9352 298 80112	Standard Marking * Bulk Pack	SOT108	Full production	-
		9352 298 80118	Standard Marking * Reel Pack, SMD, 13"	SOT108	Full production	-
HEF4013BP	HEF4013BPN	9332 776 10652	Standard Marking * Bulk Pack, CECC	SOT27	Full production	<input type="checkbox"/>
HEF4013BT	HEF4013BTD	9333 726 60652	Standard Marking * Bulk Pack, CECC	SOT108	Full production	<input type="checkbox"/>
	HEF4013BTD-T	9333 726 60653	Standard Marking * Reel Pack, SMD, 13", CECC	SOT108	Full production	<input type="checkbox"/>
HEF4013BTS	HEF4013BTSDB	9352 452 90112	Standard Marking * Bulk Pack	SOT337	Full production	<input type="checkbox"/>
	HEF4013BTSDB-T	9352 452 90118	Standard Marking * Reel Pack, SMD, 13"	SOT337	Full production	<input type="checkbox"/>
HEF4013BU		9333 736 00005	No Marking * Chips on Wafer, Pre-Sawn, On FFC	NONE	Full production	-

Please read [information about some discontinued variants of this product](#).

Find similar products:

[HEF4013B](#) links to the similar products page containing an overview of products that are similar in function or related to the part number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

