Am25LS2519

Quad Register with Two Independently Controlled Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- · Two sets of fully buffered three-state outputs
- Four D-type flip-flops
- Polarity control on W outputs
- Buffered common clock enable


- Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs

GENERAL DESCRIPTION

The Am25LS2519 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements on the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flipflops is enabled at the three-state outputs when the output control (OE) input is LOW. When the appropriate OE input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs - W and Y - are provided such that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or noninverting.

The device also features an active LOW asynchronous clear. When the clear input is LOW, the Q output of the internal flip-flops are forced LOW independent of the other inputs. The Am25LS2519 is packaged in a space saving (0.3-inch row spacing) 20-pin package.

BLOCK DIAGRAM




RELATED PRODUCTS

Part No.	Description
Am25S18, Am2918	Quad D Register
Am25LS2518	Quad D Register

03660B


CONNECTION DIAGRAM TOP View



CD001870


D-20-1

L-20-1



Note: Pin 1 is marked for orientation


METALLIZATION AND PAD LAYOUT



DIE SIZE 0.083" x 0.099"

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



X-Dice

Device type

Quad D Register

Valid Combinations							
Am25LS2519	PC DC, DM FM LC, LM XC, XM						

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION Pin No. Name I/O Description Any of the four D flip-flop data lines. Di 17 Ē Clock Enable. When LOW, the data is entered into the register on the next clock LOW-to-HIGH transition. When HIGH, the data in the register remains unchanged, regardless of the data in. 9 ÇР ١ Clock Pulse. Data is entered into the register on the LOW-to-HIGH transition. 7. 8 OE-W o Output Enable. When OE is LOW, the register is enable to the output. When HIGH, the output is in the high-impedance state. The OE-W controls the W set of outputs, and OE-Y controls the Y set. Ý 0 Any of the four non-inverting three-state output lines. Any of the four three-state outputs with polarity control. W, o 18 POL o Polarity Control. The W_i outputs will be non-inverting when POL is LOW, and when it is HIGH, the outputs are inverting. CLA 19 Asynchronous Clear. When CLR is LOW, the internal Q flip-flops are reset to LOW.

FUNCTION TABLE


		INPUTS						INTERNAL	OUTPUTS		
FUNCTION	СР	Dį	E	CLR	POL	OE-W	OE-Y	Q	Wi	Υį	
Output Three-State Control	X X X	X X X	X X X	X X X	X X X	HLHL	F H F	NC NC NC NC	Z Enabled Z Enabled	Enabled Z Z Enabled	
W _i Polarity	×	X	X	X	L H	L L	L L	NC NC	Non-Inverting Inverting	Non-Inverting Non-Inverting	
Asynchronous Clear	X	X	X	L L	L H	L L	L L	L L	L H	L L	
Clock Enabled	† † † † † † † † † † † † † † † † † † †	X L H	H L L	1111	X L H L	X L L	X L L	NC L H H	NC L H H	NC L L H	

L = LOW H = HIGH X = Don't Care

Z = High-Impedance

NC = No Change

APPLICATION



Convenient Register Content Monitor or Test Point

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +7.0V
DC Output Current, into Outputs 30mA
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those lim	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Con	Min	Typ (Note 1)	Max	Units		
		V _{CC} = MIN MIL, I _{OH} = -1.0mA		2.4	3.4		ļ	
Vон	Output HIGH Voltage	VIN - VIH OF VIL			2.4	3.4	3.4	Volts
			I _{OL} = 4.0	m A			0.4	
VOL	Output LOW Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}	I _{OL} = 8.0r	nA			0.45	Volts
	1	AIM = AIH OL AIL	IOL = 12m	ıA			0.5	
VIH	input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volts
		Guaranteed input logical LOW MIL	MIL			0.7		
VIL	Input LOW Level	voltage for all input		COM'L			0.8	Volts
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA					- 1.5	Volts
կլ	Input LOW Current	V _{CC} = MAX, V _{IN} = 0).4V				-0.36	mA
feet	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2	2.7V				20	μА
4	Input HIGH Current	V _{CC} = MAX, V _{IN} = 7	7.0V				0.1	mA
	Off-State (High-Impedance)		V _O = 0.4V	,			-20	
loz	Output Current	V _{CC} = MAX	Vo = 2.4V	,	i		20	μΑ
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX			-15		-85	mA
	Power Supply Current	Current	er Sunniv Current Mil	MIL		24	36	
lcc	(Note 4)		V _{CC} = MAX COM'L			24	39	mA.

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum toading.

2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Inputs grounded; outputs open.

SWITCHING CHARACTERISTICS (TA = +25°C, V_{CC} = 5.0V)

Parameters	Descr	iption	Test Conditions	Min	Тур	Max	Units
t PHL					22	33	
t _{PHL}	Clock to Yi				20	30	ns
t _{PLH}	Clock to Wi		1 [24	36	
tpHL	(Either Polarity)				24	36	ns
tpHL	Clear to Yi] [29	43	ns
tpLH] [25	37	
tpHL	Clear to Wi		j [30	45	ns
t _{PLH}			[23	34	
[‡] PHL	Polarity to Wi		C _L = 15pF		25	37	ns
t _{pw}	Clear		R _L = 2.0kΩ	18			ns
		LOW]	15			
tpw	Clock Pulse Width	HIGH]	18		ns	
ts	Data	•	1	15			ns
t _h	Data]	5			ns
l ₈	Data Enable]	20			ns
th	Data Enable			0			ns
t _s	Set-up Time, Clear Recovery (Inactive)	to clock		20	15		ns
^t zH			1		11	17	
tzL	Output Enable to W or Y				13	20	ns
ŧнz			C _L = 5.0pF		13	20	
1LZ	Output Enable to V	VorY	$R_L = 2.0k\Omega$	•	11	17	ns
f _{max}	Maximum Clock Fro	equency (Note 1)	C _L = 15pF R _L = 2.0kΩ	35	45		MHz


Note 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

				COMM	ERCIAL	MILI.			
			Ι Γ	Am25	LS2519	Am25LS2519			
Parameters	De	escription	Test Conditions	Min	Max	Min	Max	Units	
tpLH	1.				39		42		
tPHL .	Clock to Yi				39		45	ns	
t PLH	Clock to W	i	1 Г		41		43		
İ PHL	(Either Pola	rity)			44		48	ns	
t PHL	Clear to Yi		1 Г		52		58	ns	
t _{PLH}	1		٦ - ا		42		43	T	
tPHL .	Clear to Wi		I .		51		53	ns	
t _{PLH}	Polarity to W _I		1 [41		45		
tpHL			C _L = 50pF R _L = 2.0kΩ		42		44	ns ns	
tpw				20		20		ns ns	
P	†	LOW	1	20		20	1	1	
t _{pw}	Clock	HIGH	1	20		20	1	ns	
t _a	Data		1	15		15		ns	
th	Data		1	10		10		ns	
t _e	Data Enable	e	1	25		25		ns	
th	Data Enable	e	┤	0		0		ns	
t _e	Set-up Time, Clear Recovery (Inactive) to Clock		1 [23		24		ns	
tzH	Output Enable to W _i or Y _i		-		24		27		
tzL					29		35	7	
tuz	Output Enable to Wi or Yi		C = 5.00E	C. = 5.00E		33		45	
1LZ			C _L = 5.0pF R _L = 2.0kΩ		22		26	ns ns	
fmax	Maximum Clock Frequency (Note 1)		$C_L = 5.0 pF$ $R_L = 2.0 k\Omega$	30		25		MHz	

*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

Am25LS2519 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.