

TYPES SN54ALS109, SN54AS109, SN74ALS109, SN74AS109
DUAL J-K POSITIVE-EDGE-TRIGGERED
FLIP-FLOPS WITH CLEAR AND PRESET

D2661, APRIL 1982—REVISED DECEMBER 1983

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

SN54ALS109, SN54AS109 . . . J PACKAGE
 SN74ALS109, SN74AS109 . . . N PACKAGE
 (TOP VIEW)

TYPE	TYPICAL POWER	
	TYPICAL MAXIMUM CLOCK FREQUENCY	DISSIPATION PER FLIP-FLOP
'ALS109	50 MHz	6 mW
'AS109	129 MHz	29 mW

description


These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K and tying J high. They also can perform as D-type flip-flops if J and K are tied together.

The SN54ALS109 and SN54AS109 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS109 and SN74AS109 are characterized for operation from 0°C to 70°C.


FUNCTION TABLE
 (EACH FLIP-FLOP)

INPUTS				OUTPUTS		
RESET	CLEAR	CLOCK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↑	L	L	L	H
H	H	↑	H	L	TOGGLE	
H	H	↑	L	H	Q ₀	\bar{Q}_0
H	H	↑	H	H	H	L
H	H	L	X	X	Q ₀	\bar{Q}_0

* The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at Preset and Clear are near V_{IL} maximum. Furthermore, this configuration is nonstable: that is, it will not persist when Preset or Clear; returns to their inactive (high) level.




SN54ALS109, SN54AS109 . . . FH PACKAGE
 SN74ALS109, SN74AS109 . . . FN PACKAGE
 (TOP VIEW)



NC—No Internal connection

2

logic symbol



Pin numbers shown are for J and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS109, SN54AS109	-55°C to 125°C
SN74ALS109, SN74AS109	0°C to 70°C
Storage temperature range	-65°C to 150°C

**TYPES SN54ALS109, SN74ALS109
DUAL J-K POSITIVE-EDGE-TRIGGERED
FLIP-FLOPS WITH CLEAR AND PRESET**

recommended operating conditions

		SN54ALS109			SN74ALS109			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{OH}	High-level output current			-0.4			-0.4	mA
I _{OL}	Low-level output current			4			8	mA
f _{clock}	Clock frequency	0	30	0	0	34	MHz	
t _w	PRE or CLR low	15			15			ns
	CLK high	16.5			14.5			
	CLK low	16.5			14.5			
t _{su}	Data	15			15			ns
	PRE or CLR inactive	10			10			
t _h	Hold time, data after CLK1	0			0			ns
T _A	Operating free-air temperature	-55		125	0	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS109			SN74ALS109			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.5			-1.5	V
V _{OH}	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA	V _{CC} - 2			V _{CC} - 2			V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 4 mA	0.25	0.4		0.25	0.4		V
	V _{CC} = 4.5 V, I _{OL} = 8 mA			0.35	0.5			
I _I	CLK, J, or K	0.1			0.1			mA
	PRE or CLR	0.2			0.2			
I _{IH}	CLK, J, or K	20			20			μA
	PRE or CLR	40			40			
I _{IL}	CLK, J or K	-0.2			-0.2			mA
	PRE or CLR	-0.4			-0.4			
I _O [‡]	V _{CC} = 5.5 V, V _O = 2.25 V	-10	-60	-10	-60	-10	-60	mA
I _{CC}	V _{CC} = 5.5 V, See Note 1	2.4	4		2.4	4		mA

[†]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

NOTE 1: I_{CC} is measured with J, K, CLK, and PRE grounded, then with K, K̄, CLK, and CLR grounded.

2 ALS AND AS CIRCUITS

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX				UNIT	
			SN54ALS109		SN74ALS109			
			MIN	MAX	MIN	MAX		
f _{max}			30		34		MHz	
t _{PLH}	PRE or CLR	Q or Q̄	3	15	3	13	ns	
			5	17	5	15		
t _{PHL}	CLK	Q or Q̄	5	18	5	16	ns	
			7	20	7	18		

NOTE 2: For load circuit and voltage waveforms, see page 1-12.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

**TYPES SN54AS109, SN74AS109
DUAL J-K POSITIVE-EDGE-TRIGGERED
FLIP-FLOPS WITH CLEAR AND PRESET**

recommended operating conditions

		SN54AS109			SN74AS109			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			-2			-2	mA
I_{OL}	Low-level output current			20			20	mA
f_{clock}	Clock frequency	0	90	105	0		105	MHz
t_w	Pulse duration	PRE or \overline{CLR} low	4		4			ns
		CLK high	4		4			
		CLK low	5.5		5.5			
t_{su}	Setup time before CLK1	Data	5.5		5.5			ns
		PRE or CLR inactive	2		2			
t_h	Hold time, data after CLK1	0		0	0			ns
T_A	Operating free-air temperature	-55	125	0	0	70		$^{\circ}C$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS109			SN74AS109			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V_{IK}	$V_{CC} = 4.5$ V, $I_I = -18$ mA			-1.2			-1.2	V
V_{OH}	$V_{CC} = 4.5$ V to 5.5 V, $I_{OH} = -2$ mA	$V_{CC} - 2$			$V_{CC} - 2$			V
V_{OL}	$V_{CC} = 4.5$ V, $I_{OL} = 20$ mA	0.25	0.5		0.25	0.5		V
I_I	$V_{CC} = 5.5$ V, $V_I = 7$ V		0.1			0.1		mA
I_{IH}	$V_{CC} = 5.5$ V, $V_I = 2.7$ V		20			20		μ A
I_{IL}	CLK or D	$V_{CC} = 5.5$ V, $V_I = 0.4$ V		-0.5			-0.5	mA
				-1.5			-1.5	
I_O^{\dagger}	$V_{CC} = 5.5$ V, $V_O = 2.25$ V	-30	-112		-30	-112		mA
I_{CC}	$V_{CC} = 5.5$ V, See Note 1	11.5	17		11.5	17		mA

[†]All typical values are at $V_{CC} = 5$ V, $T_A = 25^{\circ}C$.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

NOTE 1: I_{CC} is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5$ V to 5.5 V, $C_L = 50$ pF, $R_L = 500 \Omega$, $T_A = \text{MIN to MAX}$				UNIT	
			SN54AS109		SN74AS109			
			MIN	MAX	MIN	MAX		
f_{max}			90		105		MHz	
t_{PLH}	PRE or \overline{CLR}	Q or \overline{Q}	3	9	3	8	ns	
			3.5	11.5	3.5	10.5		
t_{PHL}	CLK	Q or \overline{Q}	3.5	10	3.5	9	ns	
			4.5	10.5	4.5	9		

NOTE 2: For load circuit and voltage waveforms, see page 1-12.

2

ALS AND AS CIRCUITS