

Single-chip Type with Built-in FET Switching Regulators

Output 2A More



High-efficiency Step-down Switching Regulator with Built-in Power MOS FET

BD91361MUV No.10027EAT44

Description

ROHM's high efficiency step-down switching regulator BD91361MUV is a power supply designed to produce a low voltage including 0.8 volts from 5.5/3.3 volts power supply line. Offers high efficiency with our original pulse skip control technology and synchronous rectifier. Employs a current mode control system to provide faster transient response to sudden change in load.

Features

- 1) Offers fast transient response with current mode PWM control system.
- 2) Offers highly efficiency for all load range with synchronous rectifier (Nch/Nch FET) and SLLMTM (Simple Light Load Mode)
- 3) Incorporates soft-start function.
- 4) Incorporates thermal protection and ULVO functions.
- 5) Incorporates short-current protection circuit with time delay function.
- 6) Incorporates shutdown function Icc=0µA(Typ.)
- 7) Employs small surface mount package: VQFN020V4040

Applications

Power supply for LSI including DSP, Micro computer and ASIC

● Absolute maximum rating (Ta=25°C)

Parameter	Symbol	Ratings	Unit
Vcc Voltage	Vcc	-0.3~+7 * ¹	V
PVcc Voltage	PVcc	-0.3~+7 * ¹	V
BST Voltage	VBST	-0.3~+13	V
BST_SW Voltage	VBST-SW	-0.3~+7	V
EN Voltage	VEN	-0.3~+7	V
SW,ITH Voltage	Vsw, Vith	-0.3~+7	V
Power Dissipation 1	Pd1	0.34 *2	W
Power Dissipation 2	Pd2	0.70 * ³	W
Power Dissipation 3	Pd3	2.21 *4	W
Power Dissipation 4	Pd4	3.56 * ⁵	W
Operating temperature range	Topr	-40~+105	°C
Storage temperature range	Tstg	-55~+150	°C
Maximum junction temperature	Tj	+150	°C

^{*1} Pd should not be exceeded.

² IC only

^{*3 1-}layer. mounted on a 74.2mm × 74.2mm × 1.6mm glass-epoxy board, occupied area by copper foil: 10.29mm²

^{*4 4-}layer. mounted on a 74.2mm × 74.2mm × 1.6mm glass-epoxy board, 1st and 4th copper foil area : 10.29mm², 2nd and 3rd copper foil area : 5505mm²

^{*5 4-}layer. mounted on a 74.2mm × 74.2mm × 1.6mm glass-epoxy board, occupied area by copper foil: 5505mm², in each layers

●Operating conditions (Ta=-40~+105°C)

Parameter	Symbol		Unit		
Farameter	Symbol	Min.	Тур.	Max.	
Power Supply Voltage	Vcc	2.7	3.3	5.5	V
Tower Suppry Voltage	PVcc	2.7	3.3	5.5	V
EN Voltage	VEN	0	-	5.5	V
Logic input voltage	VID<1:0>	0	-	5.5	V
Output voltage Setting Range	Vout	0.8	-	3.3* ⁶	V
SW average output current	Isw	-	-	4.0*7	Α

^{*6} In case set output voltage 1.6V or more, VccMin = Vout+1.2V.

Electrical characteristics


 \bigcirc BD91361MUV (Ta=25°C Vcc=PVcc=3.3V, EN=Vcc, R₁=10k Ω , R₂=5k Ω , unless otherwise specified.)

Parameter	Symbol	Limits			Unit	Conditions
Faiametei	Symbol	Min.	Тур.	Max.	Offic	Conditions
Standby current	ISTB	-	0	10	μΑ	EN=GND
Active current	Icc	-	250	500	μΑ	
EN Low voltage	VENL	-	GND	0.8	V	Standby mode
EN High voltage	VENH	2.0	Vcc	_	V	Active mode
EN input current	len	-	3	10	μΑ	VEN=3.3V
VID Low voltage	VVIDL	-	GND	0.8		
VID High voltage	VVIDH	2.0	Vcc	-		
VID input current	IVID	-	3	10		VVID=3V
Oscillation frequency	Fosc	0.8	1	1.2	MHz	
High side FET ON resistance	Ronh	-	60	90	mΩ	PVcc=3.3V
Low side FET ON resistance	Ronl	-	55	85	mΩ	PVcc=3.3V
ADJ Voltage	VADJ	0.788	0.800	0.812	٧	VID<1:0>=(0,0)
ITH sink current	Ітнѕі	10	18	-	μΑ	VADJ=1V
ITH source current	Ітнѕо	10	18	-	μΑ	VADJ=0.6V
UVLO threshold voltage	Vuvlo1	2.400	2.500	2.600	٧	Vcc=3.3V→0V
UVLO release voltage	VUVLO2	2.425	2.550	2.700	٧	Vcc=0V→3.3V
Soft start time	Tss	0.5	1	2	ms	
Timer latch time	TLATCH	0.5	1	2	ms	
Output Short circuit Threshold Voltage	Vscp	-	0.40	0.56	٧	VADJ =0.8V→0V

^{*7} Pd should not be exceeded.

●Block Diagram, Application Circuit


[BD91361MUV]





●Pin No. & function table

Pin No.	Pin name	Function	Pin No.	Pin name	Function
1	SW	SW pin	11	GND	Ground
2	SW	SW pin	12	ADJ	Output voltage detect pin
3	SW	SW pin	13	ITH	GmAmp output pin/Connected phase compensation capacitor
4	SW	SW pin	14	VID<1>	Output voltage control pin<1>
5	SW	SW pin	15	VID<0>	Output voltage control pin<0>
6	PVCC	Highside FET source pin	16	N.C.	Non Connection
7	PVCC	Highside FET source pin	17	EN	Enable pin(High Active)
8	PVCC	Highside FET source pin	18	PGND	Lowside FET source pin
9	BST	Bootstrapped voltage input pin	19	PGND	Lowside source pin
10	VCC	VCC power supply input pin	20	PGND	Lowside source pin

● Characteristic curves (Reference data)










Fig.12 Power supply voltage-Operating frequency

Fig.13 Soft start waveform

Fig.14 SW waveform Io=0mA




Fig.15 SW waveform Io=4A




Fig. 16 Transient Response Io=1A→4A(20µs)




Fig.17 Transient Response Io=4A→1A(20µs)




Fig.18 Change Response





Fig.19 Change Response

Information on advantages

Advantage 1: Offers fast transient response with current mode control system.



Voltage drop due to sudden change in load was reduced by about 50%.

Fig.20 Comparison of transient response

Advantage 2: Offers high efficiency for all load range.

· For lighter load:

Utilizes the current mode control mode called SLLM for lighter load, which reduces various dissipation such as switching dissipation (Psw), gate charge/discharge dissipation, ESR dissipation of output capacitor (Pesr) and on-resistance dissipation (Pron) that may otherwise cause degradation in efficiency for lighter load.



Achieves efficiency improvement for lighter load.

For heavier load:
 Utilizes the synchronous rectifying mode and the low on-resistance MOS FETs incorporated as power transistor.

 $\begin{cases} \text{ ON resistance of High side MOS FET}: 82m\Omega\text{ (Typ.)} \\ \text{ ON resistance of Low side MOS FET}: 70m\Omega\text{ (Typ.)} \end{cases}$



Achieves efficiency improvement for heavier load.

Offers high efficiency for all load range with the improvements mentioned above.




Fig.21 Efficiency

Advantage 3: • Supplied in smaller package due to small-sized power MOS FET incorporated.



- Output capacitor Co required for current mode control: 22µF ceramic capacitor
- Inductance L required for the operating frequency of 1 MHz: 2.2µH inductor
- Incorporates FET + Boot strap diode

Reduces a mounting area required.




Fig.22 Example application

Operation

BD91361MUV is a synchronous rectifying step-down switching regulator that achieves faster transient response by employing current mode PWM control system. It utilizes switching operation in PWM (Pulse Width Modulation) mode for heavier load, while it utilizes SLLM (Simple Light Load Mode) operation for lighter load to improve efficiency.

OSynchronous rectifier

It does not require the power to be dissipated by a rectifier externally connected to a conventional DC/DC converter IC, and its P.N junction shoot-through protection circuit limits the shoot-through current during operation, by which the power dissipation of the set is reduced.

OCurrent mode PWM control

Synthesizes a PWM control signal with a inductor current feedback loop added to the voltage feedback.

• PWM (Pulse Width Modulation) control

The oscillation frequency for PWM is 1 MHz. SET signal form OSC turns ON a highside MOS FET (while a lowside MOS FET is turned OFF), and an inductor current IL increases. The current comparator (Current Comp) receives two signals, a current feedback control signal (SENSE: Voltage converted from IL) and a voltage feedback control signal (FB), and issues a RESET signal if both input signals are identical to each other, and turns OFF the highside MOS FET (while a lowside MOS FET is turned ON) for the rest of the fixed period. The PWM control repeat this operation.

SLLM[™] (Simple Light Load Mode) control

When the control mode is shifted from PWM for heavier load to the one for lighter load or vise versa, the switching pulse is designed to turn OFF with the device held operated in normal PWM control loop, which allows linear operation without voltage drop or deterioration in transient response during the mode switching from light load to heavy load or vise versa. Although the PWM control loop continues to operate with a SET signal from OSC and a RESET signal from Current Comp, it is so designed that the RESET signal is held issued if shifted to the light load mode, with which the switching is tuned OFF and the switching pulses are thinned out under control. Activating the switching intermittently reduces the switching dissipation and improves the efficiency.





Fig.23 Diagram of current mode PWM control








Fig.25 SLLM[™] switching timing chart

Description of operations

· Soft-start function

EN terminal shifted to "High" activates a soft-starter to gradually establish the output voltage with the current limited during startup, by which it is possible to prevent an overshoot of output voltage and an inrush current.

· Shutdown function

With EN terminal shifted to "Low", the device turns to Standby Mode, and all the function blocks including reference voltage circuit, internal oscillator and drivers are turned to OFF. Circuit current during standby is 0µF (Typ.).

UVLO function

Detects whether the input voltage sufficient to secure the output voltage of this IC is supplied. And the hysteresis width of 50mV (Typ.) is provided to prevent output chattering.




Fig.26 Soft start, Shutdown, UVLO timing chart

Short-current protection circuit with time delay function
 Turns OFF the output to protect the IC from breakdown when the incorporated current limiter is activated continuously for
 the fixed time(TLATCH) or more. The output thus held tuned OFF may be recovered by restarting EN or by re-unlocking
 UVLO.






Fig.27 Short-current protection circuit with time delay timing chart

Switching regulator efficiency

Efficiency n may be expressed by the equation shown below:

$$\eta = \frac{\text{Vout} \times \text{Iout}}{\text{Vin} \times \text{Iin}} \times 100[\%] = \frac{\text{Pout}}{\text{Pin}} \times 100[\%] = \frac{\text{Pout}}{\text{Pout+PD}\,\alpha} \times 100[\%]$$

Efficiency may be improved by reducing the switching regulator power dissipation factors PDα as follows:

Dissipation factors:

- 1) ON resistance dissipation of inductor and FET : PD(I²R)
- 2) Gate charge/discharge dissipation : PD(Gate)
- 3) Switching dissipation: PD(SW)
- 4) ESR dissipation of capacitor: PD(ESR)
- 5) Operating current dissipation of IC: PD(IC)

```
1)PD(I^2R)=IOUT<sup>2</sup> × (RCOIL+RON) (RCOIL[\Omega] : DC resistance of inductor, RON[\Omega] :
```

ON resistance of FET, IOUT[A]: Output current.)

2)PD(Gate)=Cgs \times f \times V (Cgs[F]: Gate capacitance of FET, f[H]: Switching frequency, V[V]: Gate driving voltage of FET)


3)PD(SW)=
$$\frac{\text{Vin}^2 \times \text{Crss} \times \text{Iout} \times \text{f}}{\text{IDRIVE}} \quad \text{(Crss[F]:Reverse transfer capacitance of FET, IDRIVE[A]:Peak current of gate.)}$$

4)PD(ESR)=IRMs 2 × ESR (IRMs[A] : Ripple current of capacitor, ESR[Ω] : Equivalent series resistance.)


5)PD(IC)=Vin × Icc (Icc[A] : Circuit current.)

About setting the output voltage

Output voltage shifts step by step as often as bit setting to control the overshoot/undershoot that happen when changing the setting value of output voltage. From the bit switching until output voltage reach to setting value, 8 steps(max) delay will occur.




i) Switching 2 bit synchronously




About 10µs from bit switching

iii) Switching the bit during counting



ii) Switching 2 bit with the time lag



About 10µs from switching the last bit

Fig.28 Timing chart of setting the output voltage

It is possible to set output voltage, shown the diagram 1 below, by setting VID<0>~<1> 0 or 1. VID<1:0> terminal is set to VID<1:0>=(0,0) originally by the pull down resistor with high impedance inside IC. By pulling up/ pulling down about $10k\Omega$, the original value is changeable optionally.

Diagram 1. Table of output voltage setting

VID<1>	VID<0>	Vout
0	0	Vouт
0	1	0.9*Vout
1	0	1.1*Vout
1	1	1.2*Vout

^{*}After 10 μ s(max) from the bit change, V_{OUT} change starts.


^{*}Requiring time for one step (10% shift of V_{OUT}) of V_{OUT} is 10 μ s(max).

^{*}From the bit switching until output voltage reach to setting value, tVID(max)=0.04ms delay will occur.

● Consideration on permissible dissipation and heat generation

As this IC functions with high efficiency without significant heat generation in most applications, no special consideration is needed on permissible dissipation or heat generation. In case of extreme conditions, however, including lower input voltage, higher output voltage, heavier load, and/or higher temperature, the permissible dissipation and/or heat generation must be carefully considered.

For dissipation, only conduction losses due to DC resistance of inductor and ON resistance of FET are considered. Because the conduction losses are considered to play the leading role among other dissipation mentioned above including gate charge/discharge dissipation and switching dissipation.



P=Iout² × Ron Ron=D × Ronp+(1-D)Ronn

O : ON duty (=Vout/Vcc)

RONH: ON resistance of Highside MOS FET RONL: ON resistance of Lowside MOS FET

IOUT : Output current

Ambient temperature:Ta [°C] Fig.29 Thermal derating curve (VQFN020V4040)

If Vcc=3.3V, Vout=1.8V, Ronh=60m Ω , Ronl=55m Ω Iout=4A, for example, D=Vout/Vcc=1.8/3.3=0.545 Ron=0.545 × 0.06+(1-0.545) × 0.055 = 0.0327+0.0250 = 0.0577[Ω]

 $P=4^2 \times 0.0577 = 0.2309[W]$

As RONH is greater than RONL in this IC, the dissipation increases as the ON duty becomes greater. With the consideration on the dissipation as above, thermal design must be carried out with sufficient margin allowed.

Selection of components externally connected

1. Selection of inductor (L)




Fig.30 Output ripple current

The inductance significantly depends on output ripple current. As seen in the equation (1), the ripple current decreases as the inductor and/or switching frequency increases.

$$\Delta L = \frac{(Vcc-Vout) \times Vout}{L \times Vcc \times f} [A] \cdot \cdot \cdot (1)$$

Appropriate ripple current at output should be 20% more or less of the maximum output current.

$$\Delta \text{ IL=0.2 \times IouTmax. [A]} \cdot \cdot \cdot (2)$$

$$L = \frac{(\text{Vcc-Vout}) \times \text{Vout}}{\Delta \text{ IL} \times \text{Vcc} \times \text{f}} \text{ [H]} \cdot \cdot \cdot (3)$$

(Δ L: Output ripple current, and f: Switching frequency)

*Current exceeding the current rating of the inductor results in magnetic saturation of the inductor, which decreases efficiency. The inductor must be selected allowing sufficient margin with which the peak current may not exceed its current rating.

If Vcc=5.0V, Vout=1.2V, f=1MHz,
$$\triangle$$
 IL=0.2 × 3A=0.6A, for example,(BD91361MUV)
L= $\frac{(5-1.2) \times 1.2}{0.6 \times 5 \times 1M}$ =1.52 μ \rightarrow 2.0[μ H]

**Select the inductor of low resistance component (such as DCR and ACR) to minimize dissipation in the inductor for better efficiency.

2. Selection of output capacitor (Co)




Fig.31 Output capacitor

Output capacitor should be selected with the consideration on the stability region and the equivalent series resistance required to smooth ripple voltage.

Output ripple voltage is determined by the equation (4):

$$\triangle$$
 Vout= \triangle IL × ESR [V] · · · (4)

(Δ IL: Output ripple current, ESR: Equivalent series resistance of output capacitor)

 \fi Rating of the capacitor should be determined allowing sufficient margin against output voltage. A $22\mu F$ to $100\mu F$ ceramic capacitor is recommended. Less ESR allows reduction in output ripple voltage.

3. Selection of input capacitor (Cin)




Fig.32 Input capacitor

Input capacitor to select must be a low ESR capacitor of the capacitance sufficient to cope with high ripple current to prevent high transient voltage. The ripple current IRMS is given by the equation (5):

IRMS=IOUT ×
$$\frac{\sqrt{\text{VOUT}(\text{VCC-VOUT})}}{\text{VCC}}$$
 [A] · · · (5)

< Worst case > IRMS(max.)

When Vcc=2 × Vout, IRMS=
$$\frac{100T}{2}$$

If Vcc=3.3V, Vout=1.8V, and Ioutmax.=3A, (BD91361MUV)

IRMS=2 ×
$$\frac{\sqrt{1.8(3.3-1.8)}}{3.3}$$
 =1.49[ARMS]

A low ESR 22µF/10V ceramic capacitor is recommended to reduce ESR dissipation of input capacitor for better efficiency.


[dB]

Phase [deg]

-90

4. Determination of RITH, CITH that works as a phase compensator

As the Current Mode Control is designed to limit a inductor current, a pole (phase lag) appears in the low frequency area due to a CR filter consisting of a output capacitor and a load resistance, while a zero (phase lead) appears in the high frequency area due to the output capacitor and its ESR. So, the phases are easily compensated by adding a zero to the power amplifier output with C and R as described below to cancel a pole at the power amplifier.



$$fp = \frac{1}{2\pi \times Ro \times Co}$$

$$fz(ESR) = \frac{1}{2\pi \times ESR \times Co}$$

Pole at power amplifier

When the output current decreases, the load resistance Ro increases and the pole frequency lowers.

$$fp(Min.) = \frac{1}{2\pi \times ROMax. \times CO} \quad [Hz] \leftarrow with \ lighter \ load$$


$$fp(Max.) = \frac{1}{2\pi \times ROMin. \times CO}$$
 [Hz] ←with heavier load

Zero at power amplifier

Increasing capacitance of the output capacitor lowers the pole frequency while the zero frequency does not change. (This is because when the capacitance is doubled, the capacitor ESR reduces to half.)

$$fz(Amp.) = \frac{1}{2\pi \times RITH \times CITH}$$

Fig.34 Error amp phase compensation characteristics



Stable feedback loop may be achieved by canceling the pole fp (Min.) produced by the output capacitor and the load resistance with CR zero correction by the error amplifier.

$$fz(Amp.) = fp(Min.)$$

$$\frac{1}{2\pi \times RITH \times CITH} = \frac{1}{2\pi \times ROMax. \times CO}$$

5. Determination of output voltage

The output voltage VouT is determined by the equation (6): VouT=(R2/R1+1) × VADJ • • • (6) VADJ: Voltage at ADJ terminal (0.8V Typ.) With R1 and R2 adjusted, the output voltage may be determined as required.

Adjustable output voltage range : 0.8V~3.3V




Fig.36 Determination of output voltage

Use 1 k Ω ~100 k Ω resistor for R1.

If a resistor of the resistance higher than 100 k Ω is used, check the assembled set carefully for ripple voltage etc.

The lower limit of input voltage depends on the output voltage. Basically, it is recommended to use in the condition:

VCCmin = VOUT+1.2V.

Fig.37. shows the necessary output current value at the lower limit of input voltage. (DCR of inductor : $20m\Omega$)

This data is the characteristic value, so it' doesn't guarantee the operation range,





Fig.37 minimum input voltage in each output voltage

●BD91361MUV Cautions on PC board layout






Fig.38 Layout diagram

- ①Lay out the input ceramic capacitor CIN closer to the pins PVCC and PGND, and the output capacitor Co closer to the pin PGND.
- ②Lay out CITH and RITH between the pins ITH and GND as neat as possible with least necessary wiring.
- XVQFN020V4040 (BD91361MUV) has thermal PAD on the reverse of the package.

The package thermal performance may be enhanced by bonding the PAD to GND plane which take a large area of PCB.

Recommended components Lists on above application

Symbol	Part	Value		Manufacturer	Series
L	Coil	2.0uH		Sumida	CDR6D28MNNP-2R0NC
CIN	Ceramic capacitor	22uF		Murata	GRM32EB11A226KE20
Со	Ceramic capacitor	22uF		Murata	GRM31CB30J226KE18
Сітн	Ceramic capacitor	Vout=1.2V	1000pF	Murata	CRM18 Series
Rітн	Resistance	V001-1.2V	6.8kΩ	Rohm	MCR03 Series
Cf	Ceramic capacitor	1000 pF		Murata	GRM18 Series
Rf	Resistance	10 Ω		Rohm	MCR03 Series
Свѕт	Ceramic capacitor	0.1uF		Murata	GRM18 Series

^{*}The parts list presented above is an example of recommended parts. Although the parts are sound, actual circuit characteristics should be checked on your application carefully before use. Be sure to allow sufficient margins to accommodate variations between external devices and this IC when employing the depicted circuit with other circuit constants modified. Both static and transient characteristics should be considered in establishing these margins. When switching noise is substantial and may impact the system, a low pass filter should be inserted between the VCC and PVCC pins, and a schottky barrier diode or snubber established between the SW and PGND pins.

●I/O equivalence circuit




Fig.39 I/O equivalence circuit

Notes for use

1. Absolute Maximum Ratings

While utmost care is taken to quality control of this product, any application that may exceed some of the absolute maximum ratings including the voltage applied and the operating temperature range may result in breakage. If broken, short-mode or open-mode may not be identified. So if it is expected to encounter with special mode that may exceed the absolute maximum ratings, it is requested to take necessary safety measures physically including insertion of fuses.

2. Electrical potential at GND

GND must be designed to have the lowest electrical potential In any operating conditions.

3. Short-circuiting between terminals, and mismounting

When mounting to pc board, care must be taken to avoid mistake in its orientation and alignment. Failure to do so may result in IC breakdown. Short-circuiting due to foreign matters entered between output terminals, or between output and power supply or GND may also cause breakdown.

4. Thermal shutdown protection circuit

Thermal shutdown protection circuit is the circuit designed to isolate the IC from thermal runaway, and not intended to protect and guarantee the IC. So, the IC the thermal shutdown protection circuit of which is once activated should not be used thereafter for any operation originally intended.

5. Inspection with the IC set to a pc board

If a capacitor must be connected to the pin of lower impedance during inspection with the IC set to a pc board, the capacitor must be discharged after each process to avoid stress to the IC. For electrostatic protection, provide proper grounding to assembling processes with special care taken in handling and storage. When connecting to jigs in the inspection process, be sure to turn OFF the power supply before it is connected and removed.

6. Input to IC terminals

This is a monolithic IC with P⁺ isolation between P-substrate and each element as illustrated below.

This P-layer and the N-layer of each element form a P-N junction, and various parasitic elements are formed. If a resistor is joined to a transistor terminal as shown in Fig 40.

OP-N junction works as a parasitic diode if the following relationship is satisfied;

GND>Terminal A (at resistor side), or GND>Terminal B (at transistor side); and

Oif GND>Terminal B (at NPN transistor side),

a parasitic NPN transistor is activated by N-layer of other element adjacent to the above-mentioned parasitic diode. The structure of the IC inevitably forms parasitic elements, the activation of which may cause interference among circuits, and/or malfunctions contributing to breakdown. It is therefore requested to take care not to use the device in such manner that the voltage lower than GND (at P-substrate) may be applied to the input terminal, which may result in activation of parasitic elements.




Fig.40 Simplified structure of monorisic IC

7. Ground wiring pattern


If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.

8 . Selection of inductor


It is recommended to use an inductor with a series resistance element (DCR) $50m\Omega$ or less. Especially, in case output voltage is set 1.6V or more, note that use of a high DCR inductor will cause an inductor loss, resulting in decreased output voltage. Should this condition continue for a specified period (soft start time + timer latch time), output short circuit protection will be activated and output will be latched OFF. When using an inductor over $50m\Omega$, be careful to ensure adequate margins for variation between external devices and this IC, including transient as well as static characteristics. Furthermore, in any case, it is recommended to start up the output with EN after supply voltage is within operation range.


Technical Note

Ordering part number



VQFN020V4040





Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/