
SCBS147 - MAY 1992 - REVISED JULY 1993

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Member of the Texas Instruments Widebus™ Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- UBT[™] (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, or Clocked Mode
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline and Thin Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings

SN54LVT16501 ... WD PACKAGE SN74LVT16501 ... DGG OR DL PACKAGE (TOP VIEW)



description

The 'LVT16501 is an 18-bit universal bus transceiver designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high, and OEBA is active low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Widebus and UBT are trademarks of Texas Instruments Incorporated.



SCBS147 - MAY 1992 - REVISED JULY 1993

description (continued)

The SN74LVT16501 is available in Tl's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16501 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVT16501 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE†


	OUTPUT			
OEAB	LEAB	CLKAB	Α	В
L	Х	Х	Х	Z
н	Н	Х	L	L
н	Н	X	Н	н
н	L	↑	L	L
н	L	↑	Н	н
н	L	Н	Х	в _о ‡ в _о §
н	L	L	Х	B₀§

[†] A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

[§] Output level before the indicated steady-state input conditions were established.


logic symbol[†]



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS147 - MAY 1992 - REVISED JULY 1993

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V_0 (see Note 1)	0.5 V to 7 V
Current into any output in the low state, IQ: SN54LVT16501	96 mA
SN74LVT16501	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVT16501	48 mA
SN74LVT16501	64 mA
Input clamp current, $I_{ K }(V_{ K } = 0)$	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air): DGG package	1 W
DL package	1 W
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} This current will only flow when the output is in the high state and $V_O > V_{CC}$.



SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS147 - MAY 1992 - REVISED JULY 1993

recommended operating conditions

			SN54LVT16501		SN74LVT16501		UNIT	
			MIN	MAX	MIN	MAX] _	
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage		2		2		V	
VIL	Low-level input voltage			0.8		0.8	٧	
VI	Input voltage			5.5		5.5	_ V	
ЮН	High-level output current			-24		-32	mA	
lOL	Low-level output current			24		32	mA	
10L [†]	Low-level output current			48		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

[†] Current duty cycle ≤ 50%, f ≥ 1 kHz



SCBS147 - MAY 1992 - REVISED JULY 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16501		SN74LVT16501		UNIT	
PARAMETER	TEST CONDITIONS			MIN	MAX	MIN	MAX	UNII
٧ _{IK}	V _{CC} = 2.7 V,	I _J = -18 mA			-1.2		-1.2	٧
VОН	$V_{CC} = MIN \text{ to MAX}^{\ddagger}$, $I_{OH} = -100 \mu\text{A}$			V _{CC} -0.2		V _{CC} -0.2		v
	V _{CC} = 2.7 V, I _{OH} = -8 mA			2.4		2.4		
	V _{CC} = 3 V,	I _{OH} = -24 mA	2				V	
	V _{CC} = 3 V,	I _{OH} = −32 mA			2			
	$V_{CC} = 2.7 \text{ V},$	I _{OL} = 100 μA			0.2		0.2	
	$V_{CC} = 2.7 \text{ V},$	i _{OL} = 24 mA		0.5		0.5	٧	
VOL	$V_{CC} = 3 V$	I_{OL} = 16 mA		0.4		0.4		
VOL	$V_{CC} = 3 V$,	I_{OL} = 32 mA		0.5		0.5		
	V _{CC} = 3 V,	I _{OL} = 48 mA			0.55			
	V _{CC} = 3 V,	I _{OL} = 64 mA					0.55	
	$V_{CC} = 3.6 \text{ V},$	V _I = V _{CC} or GND	Control pins A or B ports§		±1		±1	μА
	$V_{CC} = 0$ or MAX ‡ ,	V _I = 5.5 V			10		10	
lj	$V_{CC} = 3.6 V$,	V _I = 5.5 V			20		20	
	$V_{CC} = 3.6 \text{ V},$	$V_1 = V_{CC}$			1		1	
	$V_{CC} = 3.6 \text{ V},$	V _I = 0			-5		-5	
loff	$V_{CC} = 0$,	V_1 or $V_0 = 0$ to 4.5 V					±100	μА
ha i.n	V _{CC} = 3 V	V _I = 0.8 V	A or B ports	75		75		μА
l(hold)	VCC = 3 V	V _I = 2 V	A or B ports	-75		-75		
IOZH	$V_{CC} = 3.6 \text{ V},$	V _O = 3 V			1		1	μΑ
^J OZL	$V_{CC} = 3.6 \text{ V},$	V _O = 0.5 V			-1		-1	μA
lcc			Outputs high		0.1		0.1	
	V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND		Outputs low		5		5	m _A
			Outputs disabled		0.1		0.1	
ΔICC¶	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND				0.2		0.2	mA
Ci	V _I = 3 V or 0							pF
C _{io}	V _O = 3 V or 0							pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] Unused pins at V_{CC} or GND

¹ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.