
									REVISI	ONS										
LTR	DESCRIPTION								DATE (YR-MO-DA)			APPROVED)						
Δ	Changes in accordance with NOR 5962-R073-98 - thl.)3-24	<u> </u>	Raymond L. Monnin							
A																		-		
В		ate boil ughout.		to MIL-	-PRF-3	8535 re	equiren	nents.	Editoria	al chan	ges			04-0)8-17			Inomas	s M. He	SS
DEV		1	T	T	T	ı	T	T	T	1	T	1	T	T	T	1			1	T
REV																				
SHEET	В	В	В	В	В	В														
	B 15	B 16	B 17	B 18	B 19	B 20														
SHEET					19	_	В	В	В	В	В	В	В	В	В	В	В	В	В	В
SHEET REV SHEET				18	19	_	B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 8	B 9	B 10	B 11	B 12	B 13	B 14
SHEET REV SHEET REV STATUS				18 REV	19 / EET	20	1	2			5	6	7	8	9	10	11		13	<u> </u>
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15	16		18 REV SHE	19 / EET EPARE TI	20 D BY hanh V	1 . Nguye	2 en			5	6 EFEN	7 SE SI	8 UPPL	9 Y CE	10 NTEF O 432	11 R COI 218-3	12 _UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR US DEPAR	NDAI OCIR(AWIN NG IS A SE BY RTMEN	RD CUIT G AVAILA ALL JTS	17	18 REV SHE PRE	19 / EET EPARE TI ECKED T	D BY hanh V	. Nguye	2 en		4 MIC	D CRO	6 EFEN Co	SE SI OLUM	BUPPL MBUS D://ww	9 Y CE , OHI vw.ds	10 NTEF O 432 scc.dl	11 R COL 218-3: a.mil	12 LUMB 990	13 US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR US	NDAI OCIRO WIN NG IS A SE BY RTMEN NCIES O	RD CUIT G WAILA ALL JTS OF THI	17	18 REV SHE PRE	19 / EET EPARE TI ECKED T	D BY hanh V BY onica L	. Nguye	2 en en		MIC HA IN\ WI	DI CRO RDE /ER1	EFEN CIRC ENEC FING THRE	SE SI OLUM http CUIT O, HIC	BUPPL MBUS D://ww , DIG GH S TAL	y CE, OHI yw.ds GITAI GPEE BUF	NTEFO 432 scc.dl	ADIA MOS	TIONS,	13 US	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR US DEPAR AND AGEN DEPARTMEN	NDAI OCIRO WIN NG IS A SE BY RTMEN NCIES O	RD CUIT G AVAILA ALL ITS OF THI DEFEN	17	18 REV SHE PRE CHE	19 / EET EPARE TI ECKED T PROVE M	D BY hanh V D BY onica L APPR 95-1	. Nguye Poelk OVAL	2 en en		MIC HA IN\ WI' CC SIL	CRO RDE /ER1 TH T	CIRCENED TING THREATIBL	SE SI OLUM http CUIT O, HIC	BUPPLAIBUS DESCRIPTION BODE	y CE, OHI yw.ds GITAI GPEE BUF	NTEFO 432 Sec.dl	ADIA MOS /LINE	TIONS,	13 SUS	14

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	HCTS240A	Radiation hardened, SOS, high speed CMOS, inverting octal buffer/line driver with three-state outputs, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	<u>Device requirements documentation</u>
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q, V	Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	CDIP2-T20	20	Dual-in-line
Χ	CDFP4-F20	20	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 2

1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (V _{CC})	0.5 V dc to +7.0 V dc
DC input voltage range (V _{IN})	\cdot -0.5 V dc to V _{CC} + 0.5 V dc
DC output voltage range (V _{OUT})	0.5 V dc to V_{CC} + 0.5 V dc
DC input current, any one input (I _{IN})	. ±10 mA
DC output current, any one output (I _{OUT})	. ±35 mA
Storage temperature range (T _{STG})	65°C to +150°C
Lead temperature (soldering, 10 seconds)	. +265°C
Thermal resistance, junction-to-case (θ_{JC}):	
Case outline R	. 24°C/W
Case outline X	. 28°C/W
Thermal resistance, junction-to-ambient (θ_{JA}):	
Case outline R	
Case outline X	
Junction temperature (T _J)	. +175°C
Maximum package power dissipation at $T_A = +125^{\circ}C$ (P_D): $4/$	
Case outline R	
Case outline X	. 0.47 W

1.4 Recommended operating conditions. 2/ 3/

Supply voltage range (V _{CC})Input voltage range (V _{IN})	
Output voltage range (V _{OUT})	+0.0 V to V _{CC}
Maximum low level input voltage (V _{IL})	0.8 V
Minimum high level input voltage (V _{IH})	V _{CC} /2
Case operating temperature range (T _C)	55°C to +125°C
Maximum input rise and fall time at $V_{CC} = 4.5 \text{ V} (t_f, t_f)$	100 ns/V
Radiation features:	
Total dose	2 x 10 ⁵ Rads (Si)
Single event phenomenon (SEP) effective	
linear energy threshold (LET) no upsets (see 4.4.4.4)	> 100 MeV/(cm ² /mg) <u>5</u> /
Dose rate upset (20 ns pulse)	> 1 x 10 ¹⁰ Rads (Si)/s 5/
Latch-up	None <u>5/</u>
Latch-up Dose rate survivability	> 1 x 10 ¹² Rads (Si)/s <u>5</u> /

If device power exceeds package dissipation capability, provide heat sinking or derate linearly (the derating is based on θ_{JA}) at the following rate:

Case outline R	13.9 mW/°C
Case outline X	9.3 mW/°C

5/ Guaranteed by design or process but not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C unless otherwise noted.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
 - 3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to this document.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
 - 3.2.6 Irradiation test connections. The irradiation test connections shall be as specified in table III herein.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 4

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-95772
	REVISION LEVEL B	SHEET 5

Test	Symbol	-55°C < T ₂ < ±125°C		V _{CC}	Group A subgroups	Limits 2/		Unit
		uniess otherwise specified				Min	Max	
High level output voltage	V _{ОН} <u>3</u> /	For all inputs affecting output under test, V_{IN} = 2.25 V or 0.8 V For all other inputs, V_{IN} = V_{CC} or GND I_{OH} = -50 μA	All	4.5 V	1, 2, 3	4.40		V
		M, D, P, L, R <u>4</u> /	All		1	4.40		
		For all inputs affecting output under test, V_{IN} = 2.75 V or 0.8 V For all other inputs, V_{IN} = V_{CC} or GND I_{OH} = -50 μA	All	5.5 V	1, 2, 3	5.40		
		M, D, P, L, R <u>4</u> /	All		1	5.40		
Low level output voltage	V _{OL} <u>3</u> /	For all inputs affecting output under test, V_{IN} = 2.25 V or 0.8 V For all other inputs, V_{IN} = V_{CC} or GND I_{OL} = 50 μ A	All	4.5 V	1, 2, 3		0.1	V
		M, D, P, L, R <u>4</u> /	All		1		0.1	
		For all inputs affecting output under test, V_{IN} = 2.75 V or 0.8 V For all other inputs, V_{IN} = V_{CC} or GND I_{OL} = 50 μ A	All	5.5 V	1, 2, 3		0.1	
		M, D, P, L, R <u>4</u> /	All		1		0.1	
Input current high	I _{IH}	For input under test, V_{IN} = 5.5 V For all other inputs, V_{IN} = V_{CC} or GND	All	5.5 V	1 2, 3		+0.5 +5.0	μΑ
		M, D, P, L, R <u>4</u> /	All		1		+5.0	
Input current low	I _{IL}	For input under test, $V_{IN} = GND$ For all other inputs, $V_{IN} = V_{CC}$ or GND	All	5.5 V	2, 3		-0.5 -5.0	
		M, D, P, L, R <u>4</u> /	All		1		-5.0	
Output current high (source)	I _{ОН} <u>5</u> /	For all inputs affecting output under test, $V_{IN} = 4.5 \text{ V or } 0.0 \text{ V}$ For all other inputs, $V_{IN} = V_{CC}$ or GND	All	4.5 V	2, 3	-7.2 -6.0		mA
		V _{OUT} = 4.1 V M, D, P, L, R <u>4</u> /	All		1	-6.0		
Output current low (sink)	l _{OL} <u>5</u> /	For all inputs affecting output under test, $V_{IN} = 4.5 \text{ V or } 0.0 \text{ V}$ For all other inputs, $V_{IN} = V_{CC}$ or GND	All	4.5 V	2, 3	7.2 6.0		
		V _{OUT} = 0.4 V M, D, P, L, R <u>4</u> /	All		1	6.0		
Three-state output leakage current	I _{OZH}	OEm = 5.5 V For all other inputs, V _{IN} = 0.0 V or 5.5 V	All	5.5 V	1 2, 3		+1.0 +50	μΑ
high		V _{OUT} = 5.5 V M, D, P, L, R <u>4</u> /	All	1	1		+50	1
Three-state output leakage current	l _{OZL}	OEm = 5.5 V For all other inputs, V _{IN} = 0.0 V or 5.5 V	All	5.5 V	1 2, 3		-1.0 -50	μΑ
low		Va. = 0.0 V		1	_, _			1

See footnotes at end of table.

 $V_{OUT} = 0.0 V$

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6

M, D, P, L, R <u>4</u>/

ΑII

-50

TABLE I. <u>Electrical performance characteristics</u> – Continued.

Test	Symbol	Test cond $-55^{\circ}C \le T_{C}$ unless otherw	≤+125°C	Device type	V _{cc}	Group A subgroups	Limit Min	ts <u>2</u> / Max	Unit
Quiescent supply current delta, TTL input levels	Δl _{CC} <u>6</u> /	For inputs under tes $V_{IN} = V_{CC} - 2.1 \text{ V}$ For all other inputs		All	5.5 V	1, 2, 3	IVIIII	1.6	mA
		$V_{IN} = V_{CC}$ or GND	M, D, P, L, R <u>4</u> / <u>6</u> /	All		1		1.6	
Quiescent supply	Icc	$V_{IN} = V_{CC}$ or GND		All	5.5 V	1		40.0	μΑ
current			T			2, 3		750	
			M, D, P, L, R <u>4</u> /	All		1		750	
Input capacitance	C _{IN}	$V_{IH} = 5.0 \text{ V}, V_{IL} = 0.0$	0 V	All	5.0 V	4		10	pF
Output capacitance	C _{OUT}	f = 1 MHz See 4.4.1c		All	5.0 V	4		20	pF
Power dissipation	C_{PD}	366 4.4.10				4		135	
capacitance	<u>7</u> /					5, 6		150	
Functional test	<u>8</u> /	$V_{IH} = 2.25 \text{ V}, V_{IL} = 0$ See 4.4.1b	0.80 V	All	4.5 V	7, 8	L	Н	
			M, D, P, L, R <u>4</u> /	All		7	L	Н	
		V _{IH} = 2.75 V, V _{IL} = 0 See 4.4.1b	0.80 V	All	5.5 V	7, 8	L	Н	
			M, D, P, L, R <u>4</u> /	All		7	L	Н	
Propagation delay	t _{PHL}	C _L = 50 pF	<u>=</u>	All	4.5 V	9	2.0	22.0	ns
time, mAn to mYn	<u>9</u> /	$R_L = 500\Omega$				10, 11	2.0	25.0	
		See figure 4	M, D, P, L, R <u>4</u> /	All		9	2.0	25.0	
	t _{PLH}	C _L = 50 pF		All	4.5 V	9	2.0	20.0	ns
	<u>9</u> /	$R_L = 500\Omega$				10, 11	2.0	23.0	
		See figure 4	M, D, P, L, R <u>4</u> /	All		9	2.0	23.0	
Propagation delay	t _{PZL}	C _L = 50 pF		All	4.5 V	9	2.0	30.0	ns
time, output	<u>9</u> /	$R_L = 500\Omega$				10, 11	2.0	35.0	
enable, mOE to mYn		See figure 4	M, D, P, L, R <u>4</u> /	All		9	2.0	35.0	
moe to min	t _{PZH}	C _L = 50 pF		All	4.5 V	9	2.0	22.0	ns
	<u>9</u> /	$R_L = 500\Omega$				10, 11	2.0	25.0	
		See figure 4	M, D, P, L, R <u>4</u> /	All		9	2.0	25.0	
Propagation delay	t _{PLZ}	C _L = 50 pF		All	4.5 V	9	2.0	23.0	ns
time, output	<u>9</u> /	$R_L = 500\Omega$				10, 11	2.0	26.0	
disable, mOE to mYn		See figure 4	M, D, P, L, R <u>4</u> /	All		9	2.0	26.0	
MOE to MYN	t _{PHZ}	C _L = 50 pF		All	4.5 V	9	2.0	21.0	ns
	<u>9</u> /	$R_L = 500\Omega$				10, 11	2.0	23.0	
		See figure 4	M, D, P, L, R <u>4</u> /	All		9	2.0	23.0	
Ouput transition time	t _{THL} ,	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$		All	4.5 V	9		12.0	ns
	t _{TLH} <u>10</u> /	See figure 4				10, 11		18.0	

 $[\]underline{1}/\underline{1}$ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I_{CC} and ΔI_{CC} tests, the output terminals shall be open. When performing the I_{CC} and ΔI_{CC} tests, the current meter shall be placed in the circuit such that all current flows through the meter.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> – Continued.

- 2/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 3/ Due to tester noise at $T_C = -55^{\circ}C$, V_{IH} is increased 200 mV.
- 4/ Devices supplied to this drawing meet all levels M, D, P, L, and R of irradiation. However, these devices are only tested at the "R" level. Pre and post irradiation values are identical unless otherwise specified in table I. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
- 5/ Force/measure functions may be interchanged.
- 6/ This parameter is guaranteed, if not tested, to the limits specified in table I.
- 7/ Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and current consumption (I_S). Where $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$ $I_S = (C_{PD} + C_L) V_{CC}f + I_{CC} + (n \times d \times \Delta I_{CC})$
 - f is the frequency of the input signal; n is the number of device inputs at TTL levels; and d is the duty cycle of the input signal.
- 8/ The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For V_{OUT} measurements, L ≤ 0.5 V and H ≥ 4.0 V.
- $\underline{9}$ / AC limits at $V_{CC} = 5.5$ V are equal to the limits at $V_{CC} = 4.5$ V. For propagation delay tests, all paths must be tested.
- 10/ This parameter is guaranteed but not tested. This parameter is characterized upon initial design or process changes which affect this characteristic.

Device types	All
Case outlines	R and X
Terminal number	Terminal symbol
1	10E
2 3	1A0 2Y3
4	1A1
5	2Y2
6	1A2
7	2Y1
8	<u>1A3</u>
9	2Y0
10	GND
11	2A0
12	1Y3
13	<u>2A1</u>
14	1Y2
15	<u>2A2</u>
16	1Y1
17	<u>2A3</u>
18	1Y0
19	2OE
20	Vcc


FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 8

Inp	Outputs	
mOE	mAn	mYn
L	L	Н
L	Н	L
Н	X	Z

H = High voltage level L = Low voltage level X = Don't care Z = High impedance

FIGURE 2. Truth table.









FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 9







NOTES:

- 1. When measuring t_{PZL} and t_{PLZ} , S1 is closed and S2 is open.
- 2. When measuring t_{PLH}, t_{PHL}, t_{PZH}, and t_{PHZ}, S1 is open and S2 is closed.
- 3. $C_L = 50$ pF minimum or equivalent (includes test jig and probe capacitance).
- 4. $R_L = 500\Omega$ or equivalent.
- 5. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3.0 ns; $t_r \leq$

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 10

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B or as modified in the device manufacturer's Quality Management (QM) plan.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535, or as specified in the QM plan, including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN}, C_{OUT}, and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. For C_{IN}, C_{OUT}, and C_{PD}, tests shall be sufficient to validate the limits defined in table I herein.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 11

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in accord	roups dance with 535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>3</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ PDA applies to subgroups 1 and 7.
- 2/ PDA applies to subgroups 1, 7, 9, and deltas.
- 3/ Delta limits, as specified in table IIB, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters (see table I).

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C).

Parameters <u>1</u> /	Delta limits
Icc	+12 μΑ
I _{OL} , I _{OH}	-15%
I _{OZL} , I _{OZH}	±200 nA

- 1/ These parameters shall be recorded before and after the required burn-in and life test to determine delta limits.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 12

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging testing</u>. Accelerated aging testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limits at 25°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (see 1.4 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes that may affect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein (see 1.4 herein).
 - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
 - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.

TABLE III. Irradiation test connections. 1/

Open	Ground	V _{CC} = 5.0 V ±0.5 V
3, 5, 7, 9, 12, 14, 16, 18	10	1, 2, 4, 6, 8, 11, 13, 15, 17, 19, 20

- 1/ Each pin except V_{CC} and GND will have a resistor of 47 k Ω ±5% for irradiation testing.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (see 1.4 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le \text{angle} \le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\geq 10^6$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates that differ by at least an order of magnitude.
 - d. The particle range shall be ≥ 20 microns in silicon.
 - e. The test temperature shall be $\pm 25^{\circ}$ C and the maximum rated operating temperature $\pm 10^{\circ}$ C.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 13

- f. Bias conditions shall be defined by the manufacturer for the latchup measurements.
- Test four devices with zero failures.
- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
- 6.7 <u>Additional information</u>. When applicable, a copy of the following additional data shall be maintained and available from the device manufacturer:
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEP).
 - d. Number of transients (SEP).
 - e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 14

A.1 SCOPE

- A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multichip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified, herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.
 - A.1.2 PIN. The PIN is as shown in the following example:



- A.1.2.1 <u>RHA designator</u>. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.
 - A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	HCTS240A	Radiation hardened, SOS, high speed CMOS, inverting octal buffer/line driver with
		three-state outputs TTI compatible inputs

A.1.2.3 Device class designator.

Device class	<u>Device requirements documentation</u>
Q or V	Certification and qualification to the die requirements of MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 15

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.2 Die bonding pad locations and electrical functions.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.3 Interface materials.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.4 Assembly related information.

<u>Die type</u> <u>Figure number</u>

01 A-1

- A.1.3 Absolute maximum ratings. See paragraph 1.3 for details.
- A.1.4 Recommended operating conditions. See paragraph 1.4 for details.
- A.2 APPLICABLE DOCUMENTS
- A.2.1 <u>Government specification, standard, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 16

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

- A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.
 - A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.
- A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.
 - A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.
- A.3.2.4 <u>Assembly related information</u>. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.
 - A.3.2.5 Truth table. The truth table shall be as defined in paragraph 3.2.3 herein.
 - A.3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as defined in paragraph 3.2.6 herein.
- A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this document.
- A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.
- A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	17

A.4 VERIFICATION

- A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.
- A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:
 - a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
 - b. 100% wafer probe (see paragraph A.3.4 herein).
 - c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraph 4.4.4 herein.

A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6 NOTES

- A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.
- A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43218-3990 or telephone (614) 692-0547.
- A.6.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined with MIL-PRF-38535 and MIL-STD-1331.
- A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 18

o DIE PHYSICAL DIMENSIONS.

Die size: 2680 x 2740 microns. Die thickness: 21 ± 2 mils.

o DIE BONDING PAD LOCATIONS AND ELECTRICAL FUNCTIONS.

The following metallization diagram supplies the locations and electrical functions of the bonding pads. The internal metallization layout and alphanumeric information contained within this diagram may or may not represent the actual circuit defined by this SMD.



NOTE: Pad numbers reflect terminal numbers when placed in case outlines R, X (see figure 1).

FIGURE A-1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 19

o **INTERFACE MATERIALS**.

11.0 kÅ \pm 1.0 kÅ SiAI Top metallization:

Backside metallization: None

Glassivation

 SiO_2

Type: Thickness: 13.0 kÅ \pm 2.6 kÅ

Silicon on sapphire (SOS) Substrate:

o ASSEMBLY RELATED INFORMATION.

Substrate potential: Insulator

Special assembly

instructions: Bond pad #20 (V_{CC}) first

FIGURE A-1 – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95772
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 20

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 04-08-17

Approved sources of supply for SMD 5962-95772 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962R9577201VRC	34371	HCTS240ADMSR
5962R9577201VXC	34371	HCTS240AKMSR
5962R9577201V9A	34371	HCTS240AHMSR

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

34371

Vendor name and address

Intersil Corporation 2401 Palm Bay Blvd. P.O. Box 883 Melbourne, FL 32902-0883

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.