

January 1990 Revised November 1999

74ACTQ533 Quiet Series Octal Transparent Latch with 3-STATE Outputs

General Description

The ACTQ533 consists of eight latches with 3-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.

The ACTQ533 utilizes Fairchild Quiet Series™ technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features


- I_{CC} and I_{OZ} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch up immunity
- Eight latches in a single package
- 3-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Inverted version of the ACTQ373
- 4 kV minimum ESD immunity

Ordering Code:

Order Number	Package Number	Package Description
74ACTQ533SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACTQ533MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACTQ533PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Logic Symbols



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ –D ₇	Data Inputs
LE	Latch Enable Input
ŌĒ	Output Enable Input
$\overline{O}_0 - \overline{O}_7$	3-STATE Latch Outputs

FACT™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation

Truth Table

	Outputs		
LE	ŌĒ	Ōn	
Х	Н	Х	Z
Н	L	L	Н
Н	L	Н	L
L	L	х	\overline{O}_0


- H = HIGH Voltage Level
- L = LOW Voltage Level
- Z = High Impedance
- $\frac{X = \text{Immaterial}}{\overline{O}_0 = \text{Previous } \overline{O}_0 \text{ before HIGH-to-LOW transition of Latch Enable}}$

Functional Description

The ACTQ533 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs at setup time preceding the HIGH-to-LOW

transition of LE. The 3-STATE standard outputs are controlled by the Output Enable (OE) input. When OE is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

$$\begin{split} &V_{I} = -\,0.5V & -\,20~\text{mA} \\ &V_{I} = V_{CC} + 0.5V & +\,20~\text{mA} \\ &DC~\text{Input Voltage}~(V_{I}) & -0.5V~\text{to}~V_{CC} + 0.5V \end{split}$$

DC Output Diode Current (I_{OK})

$$\begin{split} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{split}$$

DC Output Voltage (V $_{\rm O}$) $-0.5{\rm V}$ to ${\rm V}_{\rm CC}+0.5{\rm V}$

DC Output Source

or Sink Current (I_O) \pm 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) \pm 50 mA

Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

DC Latchup Source

or Sink Current ± 300 mA

Junction Temperature (T_J)

PDIP 140°C

Recommended Operating Conditions

V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

O	Parameter	V _{cc}	V _{CC} T _A = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions				
Symbol		(V)	Тур	Gu	aranteed Limits	Units	Conditions				
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	v	V _{OUT} = 0.1V				
	Input Voltage	5.5	1.5	2.0	2.0	l v	or V _{CC} – 0.1V				
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V				
	Input Voltage	5.5	1.5	0.8	0.8	l v	or V _{CC} = 0.1V				
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA				
	Output Voltage	5.5	5.49	5.4	5.4	\ \ \	1007 = -30 μΑ				
							$V_{IN} = V_{IL} \text{ or } V_{IH}$				
		4.5		3.86	3.76	V	I _{OH} = -24 mA				
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)				
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	Ι _{ΟΙΙΤ} = 50 μΑ				
	Output Voltage	5.5	0.001	0.1	0.1	·	1001 = 20 hr				
							$V_{IN} = V_{IL}$ or V_{IH}				
		4.5		0.36	0.44	V	I _{OL} = 24 mA				
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)				
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μА	V _I = V _{CC} , GND				
	Leakage Current	5.5			±1.0	μ,	1 55				
loz	Maximum 3-STATE	5.5	5.5	5.5 ±0.25 ±2.5	+2.5	μА	$V_I = V_{IL}, V_{IH}$				
	Leakage Current	0.0		±0.25 ±2.5	±2.0		$V_O = V_{CC}$, GND				
I _{CCT}	Maximum	5.5	5.5	5.5	5.5	5.5	0.6		1.5	mA	$V_1 = V_{CC} - 2.1V$
	I _{CC} /Input	0.0	0.0			1103	1 . 55				
l _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max				
I _{OHD}	Output Current (Note 3)	5.5			−75	mA	V _{OHD} = 3.85V Min				
lcc	Maximum Quiescent	5.5		4.0	40.0	μА	$V_{IN} = V_{CC}$				
	Supply Current	0.0		4.0	40.0	μι	or GND				
V _{OLP}	Quiet Output	5.0	1.1	1.5		v	Figures 1, 2				
	Maximum Dynamic V _{OL}	5.0	1.1	1.5		·	(Note 4)(Note 5)				
V _{OLV}	Quiet Output	5.0	-0.6	-1.2		v	Figures 1, 2				
	Minimum Dynamic V _{OL}	5.0	-0.6	-1.2		v	(Note 4)(Note 5)				
V _{IHD}	Minimum HIGH Level	5.0	1.9	2.2		V	(Note 4)(Note 6)				
	Dynamic Input Voltage	0.0	'			'	(

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{cc}	T _A = +	$T_A = +25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
-,		(V)	Тур	Gua	ranteed Limits		001141110110	
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8		٧	(Note 4)(Note 6)	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: DIP package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 6: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 3V Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz

AC Electrical Characteristics

Symbol	Parameter	V _{cc} (V)	T _A = + 25°C C ₁ = 50 pF			$T_A = -40$ °C to $+85$ °C $C_1 = 50 \text{ pF}$		Units
Cymbol	T didnictor	(Note 7)	Min	Тур	Max	Min	Max	Omico
t _{PHL}	Propagation Delay	5.0	2.0	6.0	8.0	2.0	8.5	ns
t _{PLH}	D _n to O _n	3.0	2.0	0.0	0.0	2.0	0.5	115
t _{PHL}	Propagation Delay	5.0	2.5	7.0	9.0	2.5	9.5	ns
t _{PLH}	LE to O _n	3.0	2.5	7.0	5.0	2.5	5.5	113
t _{PZL} , t _{PZH}	Output Enable Time	5.0	2.0	7.0	9.0	2.0	9.5	ns
t _{PHZ} , t _{PLZ}	Output Disable Time	5.0	1.0	8.0	10.0	1.0	10.5	ns
toshl	Output to Output Skew	5.0		0.5	1.0		1.0	ne
toslh	D _n to O _n (Note 8)	3.0		0.5	1.0		1.0	ns

Note 7: Voltage Range 5.0 is 5.0V ± 0.5V.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHI}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

AC Operating Requirements

Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$ (V) $C_L = 50 \text{ pF}$.,	
		(Note 9)	Тур	G	uaranteed Minimum	
t _S	Setup Time, HIGH or LOW D _n to LE	5.0	0	3.0	3.0	ns
t _H	Hold Time, HIGH or LOW D _n to LE	5.0	0	1.5	1.5	ns
t _W	LE Pulse Width, HIGH	5.0	2.0	4.0	4.0	ns

Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Capacitance

	Symbol	Parameter	Тур	Units	Conditions
ľ	C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
ľ	C _{PD}	Power Dissipation Capacitance	40	pF	V _{CC} = 5.0V

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.




FIGURE 1. Quiet Output Noise Voltage Waveforms

Note 10: V_{OHV} and V_{OLP} are measured with respect to ground reference.

f=1 MHz, $\;t_{\,r}=3\;ns,\,t_{f}=3\;ns,\,skew<150\;ps.$

VOLP/VOLV and VOHP/V OHV:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

VILD and VIHD:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level on the V_{IH} until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body Package Number M20B



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 1.013-1.040 (25.73-26.42) 0.092×0.030 (2.337 × 0.762) MAX DP 0.032 ± 0.005 20 19 18 17 16 15 14 13 12 11 20 19 (0.813±0.127) RAD 0.260 ±0.005 PIN NO. 1 IDENT PIN NO. 1 IDENT (6.604 ±0.127) 0.280 OPTION 1 (7.112) MIN 1 2 3 4 5 6 7 8 9 10 0.090 OPTION 2 0.300-0.320 (2.286) (7.620-8.128 0.060 NOM 0.040 0PTION 2 4° (4X) 0.130 0.005 (1.524) (1.016) 0.065 (3.302 0.127) TYF (1.651) TYP D.145-0.200 (3.683 - 5.080)0.009-0.015 0.020 (0.229-0.381) TYP 0.060 ±0.005 0.100 ± 0.010 0.125-0.140 (0.508)0.018 ± 0.003 (2.540 ± 0.254) (3.175-3.556) (1.524 ± 0.127) (0.457 ± 0.076) 0.325 +0.040 -0.015 (8.255 +1.016) -0.381)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N20A (REV G)