

SCBS133D - MAY 1992 - REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

SN54LVT125 ... J PACKAGE SN74LVT125 ... D, DB, OR PW PACKAGE (TOP VIEW)



SN54LVT125 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description

These bus buffers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT125 feature independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (\overline{OE}) input is high.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT125 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT125 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74LVT125 is characterized for operation from -40° C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCBS133D - MAY 1992 - REVISED JULY 1995

FUNCTION TABLE (each buffer)


INP	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and PW packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC} –0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1) −0.5 V to 7 V
Current into any output in the low state, IO: SN54LVT125
SN74LVT125
Current into any output in the high state, IO (see Note 2): SN54LVT125
SN74LVT125 64 m/
Input clamp current, I_{IK} ($V_I < 0$) –50 m/
Output clamp current, I _{OK} (V _O < 0) –50 m/
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): D package
DB or PW package 0.5 V
Storage temperature range, T _{stq} –65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



SCBS133D - MAY 1992 - REVISED JULY 1995

recommended operating conditions (see Note 4)

			SN54L	VT125	SN74L\	/T125	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vсс	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	EN	2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage		,<	5.5		5.5	V
IOH	High-level output current		(5)	-24		-32	mA
loL	Low-level output current		ìq	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q'	10		10	ns/V
TA	Operating free-air temperature	•	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	_	SN	54LVT1	25	SN	174LVT12	25	UNIT			
PARAMETER	'	EST CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNII	
VIK	$V_{CC} = 2.7 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	VCC-0	.2		VCC-C).2					
\/a	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$		2.4			2.4			V	
∨он	V _{CC} = 3 V	$I_{OH} = -24 \text{ mA}$		2						V	
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$					2				
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2		
	VCC = 2.7 V	I _{OL} = 24 mA				0.5			0.5		
\/a:		I _{OL} = 16 mA				0.4			0.4	V	
VOL	V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$				0.5			0.5	V	
	VCC = 3 V	I _{OL} = 48 mA	0.55								
		$I_{OL} = 64 \text{ mA}$	4					0.55			
	$V_{CC} = 0$ or MAX^{\ddagger} ,	V _I = 5.5 V		Š	10			10			
l _l	V _{CC} = 3.6 V	$V_I = V_{CC}$ or GND	Control inputs		24	±1			±1	μΑ	
"		AI = ACC	Data inputs	1 -5				1	μι		
		V _I = 0	Data Inputs			-5			-5		
l _{off}	$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 4.5	/		5				±100	μΑ	
ligi - i s	V _{CC} = 3 V	V _I = 0.8 V	Data inputs	75			75			μΑ	
l(hold)	VCC = 3 V	V _I = 2 V	Data Inputs	-75			-75				
lozh	$V_{CC} = 3.6 \text{ V},$	V _O = 3 V				5			5	μΑ	
l _{OZL}	$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 V$	_			-5			-5	μΑ	
			Outputs high		0.12	0.19		0.12	0.19		
lcc	$V_{CC} = 3.6 \text{ V},$	$I_O = 0$,	Outputs low		4.5	7		4.5	7	mA	
icc	V _I = V _{CC} or GND		Outputs disabled		0.12	0.19		0.12	0.19	1117	
ΔI _{CC} §	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ Other inputs at V_{CC} of			0.3			0.2	mA			
C _i	V _I = 3 V or 0				4			4		pF	
Co	V _O = 3 V or 0				8			8		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.



[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SN54LVT125, SN74LVT125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS


SCBS133D - MAY 1992 - REVISED JULY 1995

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

			SN54LVT125				SN74LVT125														
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =		V _{CC} =	2.7 V	V	CC = 3.3 ± 0.3 V	٧	V _{CC} =	2.7 V	UNIT									
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX										
^t PLH	Δ.	۸	۸	^	۸	۸	۸	Α	۸	۸		1	4.2	N.	4.7	1	2.7	4		4.5	ns
^t PHL	A	'	1	4.1	N. N.	5.1	1	2.9	3.9		4.9	115									
^t PZH	ŌĒ	ŌĒ		1	4.9	1,	6.2	1	3.4	4.7		6	ns								
t _{PZL}			OE	ı	1.1	4.9		6.7	1.1	3.4	4.7		6.5	115							
^t PHZ	ŌĒ		1.8	5.3		5.9	1.8	3.7	5.1		5.7	ns									
t _{PLZ}	OE	OE	OE .	OE	ľ	1.3	4.7		4.2	1.3	2.6	4.5		4	115						

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 2.5 \ ns$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

REAL WURLD SIGNAL PROCESSING

PRODUCTS ► APPLICATIONS ► SUPPORT ► TI&ME ►

Advanced Search

PRODUCT FOLDER | PRODUCT INFO: REPLACEMENT DEVICES | FEATURES | DESCRIPTION | DATASHEETS

PRICING/AVAILABILITY/PKG | SAMPLES | APPLICATION NOTES

RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74LVT125, 3.3-V ABT Quadruple Bus Buffers With 3-State Outputs

DEVICE STATUS: ACTIVE

RECOMMENDED REPLACE	MENT DEVICES
Part Number	Comments
	The device has the SAME FUNCTIONALITY and PINOUT as the compared device but is NOT an exact equivalent.Device Revision (PCN Number: PCN 5287C)

PARAMETER NAME	SN74LVT125
Voltage Nodes (V)	3.3, 2.7
Vcc range (V)	2.7 to 3.6
Input Level	TTL/CMOS
Output Level	LVTTL
Output Drive (mA)	-32/64
tpd max (ns)	4
Static Current	3.6

FEATURES Back to Top

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25$ °C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

DESCRIPTION ▲Back to Top

These bus buffers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The ´LVT125 feature independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (OE) input is high.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT125 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT125 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT125 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

▲Back to Top

Full datasheet in Acrobat PDF: sn74lvt125.pdf (116 KB,Rev.D) (Updated: 07/01/1995)

APPLICATION NOTES

Back to Top

View Application Notes for Digital Logic

- 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) (SZZA029B Updated: 05/22/2002)
- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- LVT Family Characteristics (Rev. A) (SCEA002A Updated: 03/01/1998)
- LVT-to-LVTH Conversion (SCEA010 Updated: 12/08/1998)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Low Voltage Logic Families (Rev. A) (SCVAE01A Updated: 06/01/1998)
- Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices (SZZA033 Updated: 05/10/2002)
- Quad Flatpack No-Lead Logic Packages (Rev. A) (SCBA017A Updated: 09/10/2002)
- Timing Differences of 10-pF Versus 50pF Loading (SCEA004 Updated: 11/01/1996)
- Understanding Advanced Bus-Interface Products Design Guide (SCAA029, 253 KB Updated: 05/01/1996)

RELATED DOCUMENTS

▲Back to Top

View Related Documentation for Digital Logic

- Advanced Bus Interface Logic Selection Guide (SCYT126, 453 KB Updated: 01/09/2001)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Low Voltage Solutions (SGYN139, 103 KB Updated: 04/04/2001)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

SAMPLES	▲Back to Top											
ORDERABLE DEVICE	<u>PACKAGE</u> <u>INDUSTRY (TI)</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	PRODUCT CONTENT	<u>SAMPLES</u>						
SN74LVT125D	<u>SOP</u> (<u>D)</u>	14	-40 TO 85	ACTIVE	<u>View Product Content</u>	Request Samples						
SN74LVT125NSR	<u>SOP</u> (NS)	14		ACTIVE	<u>View Product Content</u>	Request Samples						
SN74LVT125PWR	TSSOP (PW)	14	-40 TO 85	ACTIVE	<u>View Product Content</u>	Request Samples						

DEVICE INFORMATION								INVENTORY STAT		REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002			
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	<u>LEAD TIME</u>	DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE	
SN74LVT125D	ACTIVE	SOP 14	-40 TO 85	View Contents	1KU 0.91	50	5189	2550 23 Sep	4 WKS	Avnet AMERICA	>1k	BUY NOW	
								>10k 14 Oct		<u>DigiKey</u> AMERICA	619	BUY NOW	
								>10k 21 Oct					
SN74LVT125DBLE	OBSOLETE	SSOP 14	-40 TO 85	View Contents	1KU		<u>N/A*</u>		Not Available				
SN74LVT125DBR	ACTIVE	SSOP 14	-40 TO 85	View Contents	1KU 0.91	2000	<u>N/A*</u>	>10k 21 Oct	4 WKS				
SN74LVT125DR	ACTIVE	SOP 14	-40 TO 85	View Contents	1KU 0.95	2500	5000	1326 23 Sep	3 WKS	Avnet AMERICA	>1k	BUY NOW	
								3231 24 Sep		<u>DigiKey</u> AMERICA	>1k	BUY NOW	
								6030 25 Sep					
								>10k 14 Oct					
								>10k 17 Oct					
SN74LVT125NSR	ACTIVE	SOP 14		View Contents	1KU 0.98	2000	<u>N/A*</u>	>10k 14 Oct	4 WKS				
								>10k 21 Oct					
SN74LVT125PWLE	OBSOLETE	$\frac{\text{TSSOP}}{\text{(PW)}} \mid 14$	-40 TO 85	View Contents	1KU		<u>N/A*</u>		Not Available				
SN74LVT125PWR	ACTIVE	$\frac{\text{TSSOP}}{\text{(PW)}} \mid 14$	-40 TO 85	View Contents	1KU 0.90	2000	10k	2000 03 Oct	4 WKS	Avnet AMERICA	>1k	BUY NOW	
								>10k 10 Oct		<u>DigiKey</u> AMERICA	>1k	BUY NOW	
								>10k 17 Oct					
								8000 21 Oct					

Table Data Updated on: 9/26/2002