

Octal D-Type Latch with 3-State Output

TC74HC373 Non-Inverted

The TC74HC373A is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This 8-bit D-type latch is controlled by a latch enable input (LE) and a output enable input (OE).



When OE input is high the eight outputs are in a high impedance state.

The TC74HC373A is an non-inverting output.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $t_{pd} = 11\text{ns}(\text{Typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability: 15 LSTTL Loads
- Symmetrical Output Impedance: $I_{OHL} = I_{OL} = 6\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{pLH} = t_{pHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS373



Pin Assignment


Truth Table

Inputs			Outputs
OE	LE	D	Q(HC373A)
H	X	X	Z
L	L	X	Q _n
L	H	L	L
L	H	H	H

X: Don't Care


Z: High Impedance

Q_n (Q_n): Q (Q) Outputs are latched at the time when the LE input is taken to a low logic level.



IEC Logic Symbol

TC74HC373A



Logic Diagram

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} + 0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±35	mA
DC V _{CC} /Ground Current	I _{CC}	±75	mA
Power Dissipation	P _D	500(DIP)*/180(MFP)	mW
Storage Temperature	T _{STG}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{OPR}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000(V _{CC} = 2.0V) 0 ~ 500(V _{CC} = 4.5V) 0 ~ 400(V _{CC} = 6.0V)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit	
			V _{CC}	Min.	Typ.	Max.	Min.		
High-Level Input Voltage	V _{IH}	-	2.0	1.5	—	—	1.5	—	V
			4.5	3.15	—	—	3.15	—	
			6.0	4.2	—	—	4.2	—	
Low-Level Input Voltage	V _{IL}	-	2.0	—	—	0.5	—	0.5	V
			4.5	—	—	1.35	—	1.35	
			6.0	—	1.8	—	—	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20µA	2.0	1.9	2.0	—	1.9	V
				4.5	4.4	4.5	—	4.4	
				6.0	5.9	6.0	—	5.9	
			I _{OH} = -6 mA	4.5	4.18	4.31	—	4.13	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -7.8mA	6.0	5.68	5.80	—	5.63	V
			I _{OL} = 20µA	2.0	—	0.0	0.1	—	
				4.5	—	0.0	0.1	—	
				6.0	—	0.0	0.1	—	
3-State Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	I _{OL} = 6 mA	4.5	—	0.17	0.26	—	µA
			I _{OL} = 7.8mA	6.0	—	0.18	0.26	—	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	6.0	—	—	±0.1	—	±1.0	
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	—	—	—	4.0	—	40.0	

Timing Requirements (Input t_l = t_h = 6ns)

Parameter	Symbol	Test Condition	V _{CC}	Ta = 25°C		Ta = -40 ~ 85°C	Unit
				Typ.	Limit		
Minimum Pulse Width (LE)	t _{W(H)}	—	2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Setup Time (Data)	t _s	—	2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Minimum Hold Time (Data)	t _h	—	2.0	—	5	5	
			4.5	—	5	5	
			6.0	—	5	5	

AC Electrical Characteristics (Input t_l = t_h = 6ns)

Parameter	Symbol	Test Condition	CL	V _{CC}	Ta = 25°C			Ta = -40 ~ 85°C		Unit
					Min.	Typ.	Max.	Min.	Max.	
Output Transition Time	t _{TLH}	—	50	2.0	—	20	60	—	75	ns
	t _{THL}			4.5	—	6	12	—	15	
	t _{PLH}			6.0	—	5	10	—	13	
Propagation Delay Time (LE-Q, Q̄)	t _{PLH}	—	50	2.0	—	42	125	—	155	ns
	t _{PHL}			4.5	—	14	25	—	31	
	t _{PLH}			6.0	—	12	21	—	26	
	t _{PHL}	—	150	2.0	—	57	175	—	220	
	t _{PLH}			4.5	—	19	35	—	44	
Propagation Delay Time (D-Q, Q̄)	t _{PLH}			6.0	—	16	30	—	37	
	t _{PLH}	—	50	2.0	—	42	125	—	155	
	t _{PLH}			4.5	—	14	25	—	31	
	t _{PLH}			6.0	—	12	21	—	26	
Output Enable time	t _{pZL}	R _L = 1KΩ	50	2.0	—	39	125	—	155	ns
	t _{pZL}			4.5	—	13	25	—	31	
	t _{pZL}			6.0	—	11	21	—	26	
	t _{pZL}			150	2.0	—	54	175	—	220
Output Disable time	t _{pZL}	R _L = 1KΩ	50	4.5	—	18	35	—	44	
	t _{pZL}			6.0	—	15	30	—	37	
	t _{pZL}			2.0	—	30	125	—	155	
Input Capacitance	C _{IN}	—	—	4.5	—	14	25	—	31	ns
	C _{OUT}			6.0	—	13	21	—	26	
	C _{PD(1)}			—	—	5	10	—	10	
Output Capacitance	C _{OUT}	—	—	—	—	10	—	—	—	
	C _{PD(1)}			—	—	38	—	—	—	
	C _{PD(1)}			—	—	—	—	—	—	
Power Dissipation Capacitance	C _{PD(1)}	—	—	—	—	—	—	—	—	
	C _{PD(1)}			—	—	—	—	—	—	
	C _{PD(1)}			—	—	—	—	—	—	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8(\text{per Latch})$$

And the total C_{PD} when n pcs. of Latch operate can be gained by the following equation:

$$C_{PD(\text{total})} = 22 + 16 \cdot n$$