

**Features**

- Typical propagation delay: 8ns
- Fan out of LS-TTL loads
- Quiescent power consumption: 10 $\mu$ W maximum at room temperature
- Low input current: 1 $\mu$ A maximum

**Description**


The PT74HC04 inverters utilize advanced silicon-gate CMOS technology to achieve operating speed similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits.

The PT74HC04 is a triple buffered inverter. It has high noise immunity and the ability to drive 10 LS-TTL loads. The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.


**Ordering Information**

<b>Ordering No.</b>	<b>Package</b>
PT74HC04W	SOIC-14
PT74HC04WE	Lead free SOIC-14
PT74HC04P	DIP-14
PT74HC04PE	Lead free DIP-14

**Pin Configuration**



**Logic Diagram**



**Maximum Ratings**

Ambient Temperature with Power Applied.....	-40°C to +85°C
Supply Voltage to Ground Potential (V <sub>CC</sub> to GND).....	-0.5V to 7.0V
DC Input Voltage (V <sub>IN</sub> ).....	-1.5V to V <sub>CC</sub> +1.5V
DC Output Voltage (V <sub>OUT</sub> ).....	-0.5V to V <sub>CC</sub> +0.5V
Clamp Diode Current (I <sub>R</sub> , I <sub>OK</sub> ).....	±20mA
DC Output Current, per pin (I <sub>OUT</sub> ).....	±25mA
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> ).....	±50mA
Power Dissipation (P <sub>D</sub> ) *.....	600mW
S. O. Package only.....	500mW

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\* Power Dissipation temperature derating - plastic *PDIP* package: -12 mW/°C from 65°C to 85°C.

**Recommended operation conditions**

Sym	Description	Test Conditions	Min	Typ	Max	Unit
V <sub>cc</sub>	Supply voltage	-	2.0	-	6.0	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC input or output voltage	-	0.0	-	V <sub>cc</sub>	V
T <sub>A</sub>	Operating temperature	-	-40	-	85	
T <sub>r</sub> , T <sub>f</sub>	Input rise or fall time	V <sub>cc</sub> =2.0V	-	-	1000	nS
		V <sub>cc</sub> =4.5V	-	-	500	
		V <sub>cc</sub> =6.0V	-	-	400	

**DC Electrical Characteristics**

Sym	Parameter	Test Conditions	V <sub>CC</sub>	T <sub>A</sub> =25		T <sub>A</sub> = -40 to 85		T <sub>A</sub> = -40 to 125		Unit
				Typ	Guaranteed Limits					
V <sub>IH</sub>	Minimum High Level Input Voltage	-	2.0V	-	1.5	1.5	1.5	1.5	V	
			4.5V	-	3.15	3.15	3.15			
			6.0V	-	4.2	4.2	4.2			
V <sub>IL</sub>	Maximum LOW Level Input Voltage	-	2.0V	-	0.5	0.5	0.5	V		
			4.5V	-	1.35	1.35	1.35			
			6.0V	-	1.8	1.8	1.8			
V <sub>OH</sub>	Minimum High Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	V		
			4.5V	4.5	4.4	4.4	4.4			
		6.0V	6.0	5.9	5.9	5.9	V			
		V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 4.0 mA  I <sub>OUT</sub>   ≤ 5.2 mA	4.5V	4.2	3.98	3.84		3.7		
6.0V	5.7	5.48	5.34	5.2						
V <sub>OL</sub>	Maximum Low Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub>  I <sub>OUT</sub>   ≤ 20 μA	2.0V	0	0.1	0.1	0.1	V		
			4.5V	0	0.1	0.1	0.1			
		6.0V	0	0.1	0.1	V				
		V <sub>IN</sub> =V <sub>IH</sub>  I <sub>OUT</sub>   ≤ 4.0 mA  I <sub>OUT</sub>   ≤ 5.2 mA	4.5V	0.2	0.26		0.33	0.4		
6.0V	0.2	0.26	0.33	0.4						
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V	-	±1.0	±1.0	±1.0	μA		
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0 μA	6.0V	-	2.0	20	40	μA		

**AC Electrical Characteristics**

( V<sub>CC</sub>= 5V, T<sub>A</sub>= 25<sup>o</sup>C, C<sub>L</sub>=15pF, t<sub>r</sub>=t<sub>f</sub>= 6nS, Unless otherwise noted. )

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay	-	8	15	nS


( V<sub>CC</sub>=2.0V to 6.0V, C<sub>L</sub>=50pF, t<sub>r</sub>=t<sub>f</sub>=6nS, Unless otherwise noted. )

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> =25 <sup>o</sup> C		T <sub>A</sub> = -40 to 85 <sup>o</sup> C		T <sub>A</sub> = -40 to 125 <sup>o</sup> C		Units
				Typ	Guaranteed Limits					
t <sub>PHL</sub> t <sub>PLH</sub>	Maximum Propagation Delay	-	2.0V	55	95	120	145	nS		
			4.5V	11	19	24	29			
			6.0V	9	16	20	24			
t <sub>THL</sub> t <sub>TLH</sub>	Maximum Output Rise and Fall Time	-	2.0V	30	75	95	110	nS		
			4.5V	8	15	19	22			
			6.0V	7	13	16	19			
C <sub>PD</sub>	Power Dissipation Capacitance(Note)	(per gate)	-	20	-	-	-	nS		
C <sub>IN</sub>	Maximum Input Capacitance	-	-	5	10	10	10	pF		


**Note:** C<sub>PD</sub> determines the no load dynamic power consumption, P<sub>D</sub>=C<sub>PD</sub>V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub>V<sub>CC</sub>, and the no load dynamic current consumption. I<sub>S</sub>= C<sub>PD</sub>V<sub>CC</sub>f + I<sub>CC</sub>.

**Mechanical Information**

P/PE (DIP-14)



W/WE (SOIC-14)



**Notes**

---

***Pericom Technology Inc.***

Email: support@pti.com.cn Web Site: www.pti.com.cn, www.pti-ic.com

**China:** No. 20 Building, 3/F, 481 Guiping Road, Shanghai, 200233, China  
Tel: (86)-21-6485 0576 Fax: (86)-21-6485 2181

**Asia Pacific:** Unit 1517, 15/F, Chevalier Commercial Centre, 8 Wang Hoi Rd, Kowloon Bay, Hongkong  
Tel: (852)-2243 3660 Fax: (852)- 2243 3667

**U.S.A.:** 3545 North First Street, San Jose, California 95134, USA  
Tel: (1)-408-435 0800 Fax: (1)-408-435 1100

Pericom Technology Incorporation reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom Technology does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom Technology product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom Technology Incorporation.