

- **Members of Texas Instruments Widebus™ Family**
- **Packaged in Shrink Small-Outline 300-mil Packages (SSOP) and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Pin Spacings**
- **Inputs are TTL- or CMOS-Voltage Compatible**
- **3-State Outputs Drive Bus Lines Directly**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process**
- **500-mA Typical Latch-Up Immunity at 125°C**


description

The 'AC16953 and 'ACT16953 are inverting 16-bit registered bus transceivers composed of two 8-bit transceiver sections with separate control signals.

Data flow in the A-to-B mode is controlled by output-enable ($\overline{1OEAB}$ and $\overline{2OEAB}$), clock-enable ($\overline{1CEAB}$ and $\overline{2CEAB}$), and clock ($\overline{1CLKAB}$ and $\overline{2CLKAB}$) inputs. When $\overline{1CEAB}$ (or $\overline{2CEAB}$) is high, data storage is inhibited and the registers retain their previous states. When $\overline{1CEAB}$ (or $\overline{2CEAB}$) is low, the inverse of the data present at the corresponding A inputs is stored in the device on a low-to-high transition of $\overline{1CLKAB}$ (or $\overline{2CLKAB}$). If $\overline{1OEAB}$ (or $\overline{2OEAB}$) is also low, this stored data appears on the corresponding B outputs; if $\overline{1OEAB}$ (or $\overline{2OEAB}$) is high, the corresponding B outputs are in the high-impedance state. $\overline{1OEAB}$ (or $\overline{2OEAB}$) does not affect the operation of the internal registers. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Data flow from B to A is controlled by $\overline{1OEBA}$ and $\overline{2OEBA}$, $\overline{1CEBA}$ and $\overline{2CEBA}$, and $\overline{1CLKBA}$ and $\overline{2CLKBA}$ in a manner analogous to that described above for A-to-B data flow.

54AC16953, 54ACT16953 ... WD PACKAGE
74AC16953, 74ACT16953 ... DL PACKAGE
(TOP VIEW)



EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated

PRODUCT PREVIEW

54AC16953, 54ACT16953
74AC16953, 74ACT16953
16-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS



D3561, JUNE 1990—TI0239

The 74AC16953 and 74ACT16953 are packaged in TI's shrink small-outline package (SSOP) with 25-mil center-to-center pin spacings. This package provides twice the I/O pin count and functionality of a standard small-outline package in the same printed-circuit-board area.

The 'AC16953 has CMOS-compatible input thresholds. The 'ACT16953 has TTL-compatible input thresholds.

The 54AC16953 and 54ACT16953 are characterized over the full military temperature range of -55°C to 125°C . The 74AC16953 and 74ACT16953 are characterized for operation from -40°C to 85°C .

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265