

SN74BCT29833, SN74BCT29834 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

D3031, SEPTEMBER 1987—REVISED JULY 1989

- BICMOS Process with TTL Inputs and Outputs
- BICMOS Design Reduces Standby Current
- Flow-Through Pinout (All Inputs on Opposite Side from Outputs)
- Functionally Equivalent to AMD Am29833, Am29834, 'ALS29833, and 'ALS29834
- High-Speed Bus Transceivers with Parity Generator/Checker
- Parity Error Flag with Open-Collector Output
- Has a Register for Storage of the Parity Error Flag
- Choice of True ('BCT29833) or Inverting ('BCT29834) Logic
- Package Options Include Plastic "Small Outline" Package and Standard Plastic 300-mil DIPs


description

The SN74BCT29833 and SN74BCT29834 are 8-bit to 9-bit parity transceivers designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the $\overline{\text{ERR}}$ output will indicate whether or not an error in the B data has occurred. The output enable inputs $\overline{\text{OEA}}$ and $\overline{\text{OEB}}$ can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd output (PARITY) and monitors the parity of the I/O ports with an open-collector parity error flag ($\overline{\text{ERR}}$). $\overline{\text{ERR}}$ is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the $\overline{\text{CLR}}$ input. When both $\overline{\text{OEA}}$ and $\overline{\text{OEB}}$ are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The SN74BCT29833 and SN74BCT29834 are characterized for operation from 0°C to 70°C.

SN74BCT... DW OR NT PACKAGE
(TOP VIEW)



2

BICMOS Circuits

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1989, Texas Instruments Incorporated


TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 - DALLAS, TEXAS 75265

2-101

SN74BCT29833
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

logic diagram (positive logic)




2
BICMOS Circuits

FUNCTION TABLE

INPUTS						OUTPUT & I/O				FUNCTION
OEB	OEA	CLR	CLK	A ¹ Σ of H's Odd Even	B [†] Σ of H's Odd Even	A	B	PARITY	ERR [‡]	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A Data to B Bus and Generate Parity
H	L	H	↑	NA	Odd Even	B	NA	NA	H L	B Data to A Bus and Check Parity
X	X	L	X	X	X	X	NA	NA	H	Clear Error Flag Register
H	H	H L H H	No ↑ No ↑ ↑	X X Odd Even	X	Z	Z	Z	NC H H L	Isolation [§]
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A Data to B Bus and Generate Inverted Parity

NA -- Not applicable, NC -- No change, X -- Don't care
[†]Summation of high-level inputs includes PARITY along with Bi inputs.
[‡]Output states shown assume the ERR output was previously high.
[§]In this mode, the ERR output, when clocked, shows inverted parity of the A bus.

logic diagram (positive logic)



2
BiCMOS Circuits

FUNCTION TABLE

INPUTS						OUTPUT & I/O				FUNCTION
OE B-bar	OE A	CLR	CLK	A1 Σ of H's	B1 Σ of L's	A	B	PARITY	ERR ‡	
L	H	X	X	Odd Even	NA	NA	A-bar	H L	NA	A-bar Data to B Bus and Generate Parity
H	L	H	↑	NA	Odd Even	B-bar	NA	NA	H L	B-bar Data to A Bus and Check Parity
X	X	L	X	X	X	X	NA	NA	H	Clear Error Flag Register
H	H	H L H H	No ↑ No ↑ ↑	X X Odd Even	X	Z	Z	Z	NC H L H	Isolation §
L	L	X	X	Odd Even	NA	NA	A-bar	L H	NA	A-bar Data to B Bus and Generate Inverted Parity

NA = Not applicable, NC = No change, X = Don't care

↑ Summation of low-level inputs includes PARITY along with Bi inputs.


‡ Output states shown assume the ERR output was previously high.

§ In this mode, the ERR output, when clocked, shows noninverted parity of the A bus.



SN74BCT29833, SN74BCT29834
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

error flag waveforms



ERROR FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT	FUNCTION
\bar{CLR}	CLK	POINT "P"	ERR_{n-1}	ERR	
H	↑	H	H	H	SAMPLE
H	↑	X	L	L	
H	↑	L	X	L	
L	X	X	X	H	CLEAR

ERR_{n-1} represents the state of the ERR output before any changes at \bar{CLR} , CLK, or point "P".

2

BICMOS Circuits



POST OFFICE BOX 855303 • DALLAS, TEXAS 75285

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled I/O port	5.5 V
Operating free-air temperature	0°C to 70°C
Storage temperature	-65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_{OH}	High-level output voltage, ERR			2.4	V
I_{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			48	mA
t_w	Pulse duration	CLK high	10		ns
		CLK low	10		
		CLR low	10		
t_{su}	Setup time before CLK ↑	Bi and PARITY	12		ns
		CLR inactive	12		
t_h	Hold time, Bi and PARITY after CLK ↑	0			ns
T_A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature and supply voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IK}		$V_{CC} = 4.5 V, I_I = -18 mA$				-1.2	V
V_{OH}	All inputs/outputs except ERR	$V_{CC} = 4.5 V$	$I_{OH} = -15 mA$	2.4			V
			$I_{OH} = -24 mA$	2			
I_{OH}	ERR	$V_{CC} = 4.5 V, V_{OH} = 2.4 V$				20	μA
V_{OL}		$V_{CC} = 4.5 V, I_{OL} = 48 mA$		0.35		0.5	V
I_I		$V_{CC} = 5.5 V, V_I = 5.5 V$				0.1	mA
$I_{IH}‡$		$V_{CC} = 5.5 V, V_I = 2.7 V$				20	μA
$I_{IL}‡$	Data	$V_{CC} = 5.5 V, V_I = 0.4 V$				-0.2	mA
	Control					-0.75	
$I_{OS}§$		$V_{CC} = 5.5 V, V_O = 0$		75		-250	mA
ICCL		$V_{CC} = 5.5 V, \text{ All Outputs Open}$			55	80	mA
					30	45	

† All typical values are at $V_{CC} = 5 V, T_A = 25^\circ C$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed 1 second.

2
BiCMOS Circuits



SN74BCT29833, SN74BCT29834
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SN74BCT29833 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX		UNIT
			MIN	TYP	MAX	MIN	MAX	
tPLH	A or B	B or A	1	5	7	1	8	ns
tPHL			1.5	5	8	1.5	10	
tPLH	A	PARITY	1.5	7	9	1.5	11	ns
tPHL			1.5	10	13	1.5	15	
tPZH	OEĀ or OEB	A or B	2	11	15	2	19	ns
tPZL			2	13	17	2	21	
tPHZ	OEĀ or OEB	A or B	2	8	11	2	15	ns
tPLZ			2	10	14	2	17	
tPHL	CLK	ERR	1.5	7	10	1.5	12	ns
tPLH	CLR	ERR	1.5	13	17	1.5	20	ns
tPLH	OEĀ	PARITY	1.5	10	13	1.5	15	ns
tPHL			1.5	10	13	1.5	15	


SN74BCT29834 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = 25°C			VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX		UNIT
			MIN	TYP	MAX	MIN	MAX	
tPLH	A or B	B or A	1	5	7	1	8	ns
tPHL			1.5	4	6	1.5	7	
tPLH	A	PARITY	1.5	10	13	1.5	15	ns
tPHL			1.5	8	10	1.5	15	
tPZH	OEĀ or OEB	A or B	2	11	15	2	19	ns
tPZL			2	15	19	2	21	
tPHZ	OEĀ or OEB	A or B	2	8	11	2	15	ns
tPLZ			2	13	17	2	21	
tPHL	CLK	ERR	1.5	7	10	1.5	12	ns
tPLH	CLR	ERR	1.5	13	17	1.5	18	ns
tPLH	OEĀ	PARITY	1.5	10	13	1.5	15	ns
tPHL			1.5	10	13	1.5	15	

2


BICMOS Circuits

PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE


TEST	S1
t_{PLH}	Open
t_{PHL}	Open
t_{PZH}	Open
t_{PZL}	Closed
t_{PHZ}	Open
t_{PLZ}	Closed



LOAD CIRCUIT 1 ALL OUTPUTS EXCEPT FOR ERROR FLAG




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

LOAD CIRCUIT 2 ERROR FLAG OUTPUT



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_o = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1