

DUAL JK FLIP-FLOP WITH SET AND RESET; NEGATIVE-EDGE TRIGGER

FEATURES

- Asynchronous set and reset
- Output capability: standard
- I_{CC} category: flip-flops

GENERAL DESCRIPTION

The 74HC/HCT112 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT112 are dual negative-edge triggered JK-type flip-flops featuring individual nJ, nK, clock ($n\bar{CP}$), set ($n\bar{SD}$) and reset ($n\bar{RD}$) inputs. The set and reset inputs, when LOW, set or reset the outputs as shown in the function table regardless of the levels at the other inputs.

A HIGH level at the clock ($n\bar{CP}$) input enables the nJ and nK inputs and data will be accepted. The nJ and nK inputs control the state changes of the flip-flops as shown in the function table. The nJ and nK inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation.

Output state changes are initiated by the HIGH-to-LOW transition of $n\bar{CP}$.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t_{PHL}/t_{PLH}	propagation delay $n\bar{CP}$ to $n\bar{Q}_1, n\bar{Q}_2$ $n\bar{SD}$ to $n\bar{Q}_1, n\bar{Q}_2$ $n\bar{RD}$ to $n\bar{Q}_1, n\bar{Q}_2$	$C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$	17 15 18	19 15 19	ns ns ns
f_{max}	maximum clock frequency		66	70	MHz
C_I	input capacitance		3.5	3.5	pF
CPD	power dissipation capacitance per flip-flop	notes 1 and 2	27	30	pF

$GND = 0 \text{ V}; T_{amb} = 25^\circ \text{C}; t_f = t_r = 6 \text{ ns}$

Notes

1. CPD is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = CPD \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$$\begin{aligned} f_i &= \text{input frequency in MHz} & C_L &= \text{output load capacitance in pF} \\ f_o &= \text{output frequency in MHz} & V_{CC} &= \text{supply voltage in V} \\ \sum (C_L \times V_{CC}^2 \times f_o) &= \text{sum of outputs} \end{aligned}$$

2. For HC the condition is $V_I = GND$ to V_{CC}
For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 \text{ V}$

PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z),
16-lead mini-pack; plastic (SO16; SOT109A).

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	$1\bar{CP}, 2\bar{CP}$	clock input (HIGH-to-LOW, edge triggered)
2, 12	1K, 2K	data inputs; flip-flops 1 and 2
3, 11	1J, 2J	data inputs; flip-flops 1 and 2
4, 10	$1\bar{SD}, 2\bar{SD}$	set inputs (active LOW)
5, 9	1Q, 2Q	true flip-flop outputs
6, 7	$1\bar{Q}, 2\bar{Q}$	complement flip-flop outputs
8	GND	ground (0 V)
15, 14	$1\bar{RD}, 2\bar{RD}$	reset inputs (active LOW)
16	V_{CC}	positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.




Fig. 4 Functional diagram.

FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS	
	$n\bar{S}_D$	$n\bar{R}_D$	$n\bar{C}\bar{P}$	nJ	nK	nQ	$n\bar{Q}$
asynchronous set	L	H	X	X	X	H	L
asynchronous reset	H	L	X	X	X	L	H
undetermined	L	L	X	X	X	H	L
toggle load "0" (reset) load "1" (set) hold "no change"	H	H	↓	h	h	\bar{q}	q
	H	H	↓	l	h	L	H
	H	H	↓	h	l	H	L
	H	H	↓	l	l	q	q

Note to function table

If $n\bar{S}_D$ and $n\bar{R}_D$ simultaneously go from LOW to HIGH, the output states will be unpredictable.

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW CP transition

X = don't care

↓ = HIGH-to-LOW CP transition




Fig. 5 Logic diagram (one flip-flop).

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: flip-flops**AC CHARACTERISTICS FOR 74HC**GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS				
		74HC								V _{CC} V	WAVEFORMS			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
t _{PHL} / t _{PLH}	propagation delay nCP to nQ	55 20 16	175 35 30		220 44 37		265 53 45		ns	2.0 4.5 6.0	Fig. 6			
t _{PHL} / t _{PLH}	propagation delay nCP to nQ	55 20 16	175 35 30		220 44 37		265 53 45		ns	2.0 4.5 6.0	Fig. 6			
t _{PHL} / t _{PLH}	propagation delay nRD to nQ, nQ̄	58 21 17	180 36 31		225 45 38		270 54 46		ns	2.0 4.5 6.0	Fig. 7			
t _{PHL} / t _{PLH}	propagation delay nSD to nQ, nQ̄	50 18 14	155 31 26		295 39 33		235 47 40		ns	2.0 4.5 6.0	Fig. 7			
t _{THL} / t _{TLH}	output transition time	19 7 6	75 15 13		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig. 6			
t _W	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6			
t _W	set or reset pulse width LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7			
t _{rem}	removal time nRD to nCP	80 16 14	22 8 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 7			
t _{rem}	removal time nSD to nCP	80 16 14	−19 −7 −6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7			
t _{su}	set-up time nJ, nK to nCP	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6			
t _h	hold time nJ, nK to nCP	0 0 0	−11 −4 −3		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig. 6			
f _{max}	maximum clock pulse frequency	6 30 35	20 60 71		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6			

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: flip-flops

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
$1\bar{S}_D, 2\bar{S}_D$	0.5
1K, 2K	0.6
$1\bar{R}_D, 2\bar{R}_D$	0.65
1J, 2J	1
$1\bar{C}P, 2\bar{C}P$	1

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS			
		74HCT							V _{CC} V	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t_{PHL}/t_{PLH}	propagation delay $n\bar{C}P$ to nQ		21	35		44		53	ns	4.5	Fig. 6	
t_{PHL}/t_{PLH}	propagation delay $n\bar{C}P$ to $n\bar{Q}$		23	40		50		60	ns	4.5	Fig. 6	
t_{PHL}/t_{PLH}	propagation delay $n\bar{R}_D$ to $nQ, n\bar{Q}$		22	37		46		56	ns	4.5	Fig. 7	
t_{PHL}/t_{PLH}	propagation delay nS_D to $nQ, n\bar{Q}$		18	32		40		48	ns	4.5	Fig. 7	
t_{THL}/t_{TLH}	output transition time		7	15		19		22	ns	4.5	Fig. 6	
t_W	clock pulse width HIGH or LOW	16	8		20		24		ns	4.5	Fig. 6	
t_W	set or reset pulse width LOW	18	10		23		27		ns	4.5	Fig. 7	
t_{rem}	removal time $n\bar{R}_D$ to $n\bar{C}P$	20	11		25		30		ns	4.5	Fig. 7	
t_{rem}	removal time $n\bar{S}_D$ to $n\bar{C}P$	20	−8		25		30		ns	4.5	Fig. 7	
t_{su}	set-up time nJ, nK to $n\bar{C}P$	16	7		20		24		ns	4.5	Fig. 6	
t_h	hold time nJ, nK to $n\bar{C}P$	0	−7		0		0		ns	4.5	Fig. 6	
f_{max}	maximum clock pulse frequency	30	64		24		20		MHz	4.5	Fig. 6	

AC WAVEFORMS




Fig. 6 Waveforms showing the clock ($n\bar{C}P$) to output (nQ , $n\bar{Q}$) propagation delays, the clock pulse width, the nJ , nK to $n\bar{C}P$ set-up times, the $n\bar{C}P$ to nJ , nK hold times, the output transition times and the maximum clock pulse frequency.

Note to Fig. 6

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 7 Waveforms showing the set ($n\bar{S}D$) and reset ($n\bar{R}D$) input to output (nQ , $n\bar{Q}$) propagation delays, the set and reset pulse width and the $n\bar{R}D$ and $n\bar{S}D$ to $n\bar{C}P$ removal time.

Note to AC waveforms

- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
HCT: $V_M = 1.3\text{ V}$; $V_I = \text{GND to } 3\text{ V}$.