JULY 1993

• Output Ports Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required	SN54LVT162373 WD PACKAGE SN74LVT162373 DGG OR DL PACKAGE (TOP VIEW)
 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation Member of the Texas Instruments Widebus™ Family Supports Mixed-Mode Signal Operation 	10E 1 48 1LE 1Q1 2 47 1D1 1Q2 3 46 1D2 GND 4 45 GND 1Q3 5 44 1D3 1Q4 6 43 1D4 VCC 7 42 VCC
(5-V Input and Output Voltages With 3.3-V V _{CC})	1Q5 0 8 41 0 1D5 1Q6 0 9 40 0 1D6
 Supports Unregulated Battery Operation Down to 2.7 V 	GND
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1Q8
 ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	2Q2 14 35 2D2 GND 15 34 GND 2Q3 16 33 2D3 2Q4 17 32 2D4
Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17	V _{CC} 18 31 V _{CC} 2Q5 19 30 2D5 ,
 Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors 	2Q6 20 29 2D6 GND 21 28 GND 2Q7 22 27 2D7
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	2Q7 22
 Flow-Through Architecture Optimizes PCB Layout 	202 (2)
 Packaged in Plastic 300-mil Shrink Small-Outline and Thin Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings 	

description

The 'LVT162373 is a 16-bit transparent D-type latch with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (\overline{OE}) input does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Widebus is a trademark of Texas Instruments Incorporated



JULY 1993

description (continued)

The outputs, which are designed to source or sink up to 12 mA, include 22- Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVT162373 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT162373 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (each 8-bit section)

INPUTS			ОИТРИТ
ŌĒ	LE	D] Q
L	Н	Н	H
L	H	L	L
L	L	X	Q ₀
н	X	X	Z


logic symbol†

10E 1EN 48 1LE СЗ 24 20Ē 2EN 25 2LE C4 47 2 1D1 3D 1 ▽ 101 46 3 1D2 1Q2 44 5 1D3 1Q3 43 6 1D4 1Q4 41 8 1D5 1Q5 40 9 1D6 1Q6 38 11 1D7 1Q7 37 12 1D8 1Q8 36 13 2D1 4D 2 ▽ 2Q1 35 14 2D2 2Q2 33 16 2D3 2Q3 32 17 2D4 2Q4 30 19 2D5 2Q5 29 20 2D6 2Q6 27 22 2D7 2Q7 26 23 2D8 2Q8

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	$-0.5\ V$ to 7 V
Voltage range applied to any output in the high state or power-off state, VO (see Note 1)0.5 V to 7 V
Current into any output in the low state, I _O	30 mA
Current into any output in the high state, I _O (see Note 2)	30 mA
Input clamp current, $I_{ K }(V_1 < 0)$	50 mA
Output clamp current, I _{OK} (V _O < 0)	50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air): DGG package	0.8 W
DL package	0.85 W
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current will only flow when the output is in the high state and $V_O > V_{CC}$.

recommended operating conditions

			SN54LV	T162373	SN74LVT162373		UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
ViH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8	Ī .	0.8	٧
٧ _I	Input voltage			5.5		5.5	V
ЮН	High-level output current			-12		-12	mA
lOL	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C



JULY 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54LVT162373		SN74LVT162373		115177
				MIN	MAX	MIN	MAX	UNIT
VIK	V _{CC} = 2.7 V,	I _I = -18 mA			-1.2		-1.2	٧
Voн	$V_{CC} = 3 V$	I _{OH} = - 12 mA		2		2		٧
VOL	V _{CC} = 3 V,	I _{OL} = 12 mA			0.8		0.8	V
	$V_{CC} = 0$ or MAX^{\ddagger} ,	V _I = 5.5 V			10		10	μΑ
1.	V _{CC} = 3.6 V,	V _I = V _{CC} or GND	Control pins		±1		±1	
lį	V _{CC} = 3.6 V,	V _I = V _{CC}	Data pins		1		1	
	V _{CC} = 3.6 V,	V _I = 0			-5		-5	
loff	$V_{CC} = 0$,	V _I or V _O = 0 to 4.5 V	•				±100	μА
lin in	V _{CC} = 3 V	V _I = 0.8 V	A inputs	75		75		μА
l(hold)		V _I = 2 V		-75		-75		
lozh	V _{CC} = 3.6 V,	V _O = 3 V			1		1	μА
lozL	V _{CC} = 3.6 V,	V _O = 0.5 V			-1		-1	μΑ
	V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND	I _O = 0,	Outputs high		0.19		0.1	mA
loo			Outputs low		5		5	
Icc			Outputs disabled		0.19		0.1	
ΔICC§	V _{CC} = 3 V to 3.6 V, Other inputs at V _{CC}	One input at V _{CC} – 0.6 V, or GND			0.2		0.2	mA
Ci	V _I = 3 V or 0							pF
Co	V _O = 3 V or 0							pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.