

Octal transceiver/register with dual enable (3-State)**74LVC652*****FEATURES**

- Wide supply voltage range of 1.2V to 3.6V
- In accordance with JEDEC standard no. 8-1A
- CMOS low power consumption
- Direct interface with TTL levels
- 5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logic

DESCRIPTION

The 74LVC652 is a high performance, low-power, low-voltage Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3V or 5.0V devices. In 3-State operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

The 74LVC652 consist of 8 non-inverting bus transceiver circuits with 3-State outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the 'A' or 'B' or both buses, will be stored in the internal registers, at the appropriate clock inputs (CPAB or CPBA) regardless of the select inputs (SAB and SBA) or output enable (OEAB and OEBA) control inputs. Depending on the select inputs SAB and SBA data can directly go from input to output (real time mode) or data can be controlled by the clock (storage mode), this is when the OEn inputs this operating mode permits. The output enable inputs OEAB and OEBA determine the operation mode of the transceiver.

When OEAB is LOW, no data transmission from An to Bn is possible and when OEBA is HIGH, there is no data transmission from Bn to An possible. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each output reinforces its input.

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f \leq 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay An to Bn; Bn to An	$C_L = 50\text{pF}$ $V_{CC} = 3.3\text{V}$	5.0	ns
f_{max}	Maximum clock frequency		150	MHz
C_I	Input capacitance		5.0	pF
C_{PD}	Power dissipation capacitance per latch	Notes 1, 2	45	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacitance in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is $V_i = \text{GND}$ to V_{CC} .


ORDERING AND PACKAGE INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
24-Pin Plastic SO	-40°C to +85°C	74LVC652 D	74LVC652 D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +85°C	74LVC652 DB	74LVC652 DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVC652 PW	4LVC652PW DH	SOT355-1

Octal transceiver/register with dual enable (3-State)

74LVC652

PIN CONFIGURATION



PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	CP _{AB}	'A' to 'B' clock input (LOW-to-HIGH, edge-triggered)
2	S _{AB}	Select 'A' to 'B' source input
3	OE _{AB}	Output enable B to A input (active LOW)
4, 5, 6, 7, 8, 9, 10, 11	A ₀ to A ₇	'A' data inputs/outputs
12	GND	Ground (0V)
20, 19, 18, 17, 16, 15, 14, 13	B ₀ to B ₇	'B' data inputs/outputs
21	OE _{BA}	Output enable A to B input
22	S _{BA}	Select 'B' to 'A' source input
23	CP _{BA}	'B' to 'A' clock input (LOW-to-HIGH, edge-triggered)
24	V _{CC}	Positive supply voltage

FUNCTION TABLE

INPUTS						DATA I/O *		FUNCTION
OE _{AB}	OE _{BA}	CP _{AB}	CP _{BA}	S _{AB}	S _{BA}	A ₀ to A ₇	B ₀ to B ₇	
L L	H H	H or L ↑	H or L ↑	X X	X X	input	input	isolation store A and B data
X H	H H	↑ ↑	H or L ↑	X L	X X	input input	un * output	store A, hold B, store A in both registers
L L	X L	H or L ↑	↑	X X	X L	un * output	input input	hold A, store B, store B in both registers
L L	L L	X X	H or L	X X	L H	output	input	real-time B data to A bus stored B data to A bus
H H	H H	X H or L	X X	L H	X X	input	output	real-time A data to B bus stored A data to B bus
H	L	H or L	H or L	H	H	output	output	stored A data to B bus and stored B data to A bus

* The data output functions may be enabled or disabled by various signals at the OE_{AB} and OE_{BA} inputs. Data input functions are always enabled, i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

un = unspecified

H = HIGH voltage level

L = LOW voltage level


X = Don't care

↑ = LOW-to-HIGH level transition


Octal transceiver/register with dual enable (3-State)

74LVC652


LOGIC SYMBOL



FUNCTIONAL DIAGRAM




LOGIC SYMBOL (IEEE/IEC)



Octal transceiver/register with dual enable (3-State)

74LVC652

LOGIC DIAGRAM



Octal transceiver/register with dual enable (3-State)

74LVC652

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
V_{CC}	DC supply voltage (for max. speed performance)		2.7	3.6	V
	DC supply voltage (for low-voltage applications)		1.2	3.6	
V_I	DC input voltage range		0	5.5	V
$V_{I/O}$	DC input voltage range for I/Os		0	V_{CC}	V
V_O	DC output voltage range		0	V_{CC}	V
T_{amb}	Operating free-air temperature range		-40	+85	°C
t_r, t_f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +4.6	V
I_{IK}	DC input diode current	$V_I < 0$	-50	mA
V_I	DC input voltage	Note 2	-0.5 to +5.5	V
I_{OK}	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	± 50	mA
$V_{I/O}$	DC output voltage; output HIGH or LOW	Note 2	-0.5 to V_{CC} + 0.5	V
	DC input voltage; output 3-State	Note 2	-0.5 to V_{CC} + 0.5	V
I_O	DC output diode current	$V_O = 0$ to V_{CC}	± 50	mA
I_{GND}, I_{CC}	DC V_{CC} or GND current		± 100	mA
T_{stg}	Storage temperature range		-65 to +150	°C
P_{TOT}	Power dissipation per package - plastic mini-pack (SO) - plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal transceiver/register with dual enable (3-State)

74LVC652

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP ¹	MAX		
V _{IH}	HIGH level Input voltage	V _{CC} = 1.2V	V _{CC}			V	
		V _{CC} = 2.7 to 3.6V	2.0				
V _{IL}	LOW level Input voltage	V _{CC} = 1.2V			GND	V	
		V _{CC} = 2.7 to 3.6V			0.8		
V _{OH}	HIGH level output voltage	V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = -12mA	V _{CC} - 0.5			V	
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -100µA	V _{CC} - 0.2	V _{CC}			
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -18mA	V _{CC} - 0.6				
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -24mA	V _{CC} - 0.8				
V _{OL}	LOW level output voltage	V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = 12mA			0.40	V	
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		GND	0.20		
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 24mA			0.55		
I _I	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V or GND	Not for I/O pins		± 0.1	± 5 µA	
I _{IHZ} /I _{IILZ}	Input current for common I/O pins	V _{CC} = 3.6V; V _I = 5.5V or GND			± 0.1	± 15 µA	
I _{OZ}	3-State output OFF-state current	V _{CC} = 3.6V; V _I = V _{IH} or V _{IL} ; V _O = 5.5V or GND			0.1	± 10 µA	
I _{OFF}	Power off leakage current	V _{CC} = 0.0V; V _I = 5.5V; V _O = 5.5V			0.1	± 10 µA	
I _{CC}	Quiescent supply current	V _{CC} = 3.6V; V _I = V _{CC} or GND; I _O = 0			0.1	10 µA	
ΔI _{CC}	Additional quiescent supply current per input pin	V _{CC} = 2.7V to 3.6V; V _I = V _{CC} - 0.6V; I _O = 0			5	500 µA	

NOTES:

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

Octal transceiver/register with dual enable (3-State)

74LVC652

AC CHARACTERISTICS

 $V_{CC} = 0 \text{ V}$; $t_r = t_f \leq 2.5 \text{ ns}$; $C_L = 50 \text{ pF}$

SYMBOL	PARAMETER	WAVEFORM	LIMITS						UNIT	
			$V_{CC} = 3.3V \pm 0.3V$			$V_{CC} = 2.7V$		$V_{CC} = 1.2V$		
			MIN	TYP ¹	MAX	MIN	MAX	MIN	TYP	
t_{PHL}/t_{PLH}	Propagation delay An to Bn, Bn to An	Figures 1, 5	1.5	4.6	7.9	1.5	9.2	1.5	24	ns
t_{PHL}/t_{PLH}	Propagation delay CP_{AB}, CP_{BA} to Bn, An	Figures 2, 5	1.5	5.2	8.9	1.5	11	1.5	26	ns
t_{PHL}/t_{PLH}	Propagation delay S_{AB}, S_{BA} to Bn, An	Figures 3, 5	1.5	5.2	8.8	1.5	11	1.5	27	ns
t_{PZH}/t_{PLZ}	3-State output enable time OE_{AB} to Bn	Figures 4, 5	1.5	4.8	8.0	1.5	10	1.5	20	ns
t_{PZH}/t_{PLZ}	3-State output disable time OE_{AB} to Bn	Figures 4, 5	1.5	4.4	8.0	1.5	10	1.5	10	ns
t_{PZH}/t_{PLZ}	3-State output enable time OE_{BA} to An	Figures 4, 5	1.5	4.8	8.0	1.5	10	1.5	20	ns
t_{PZH}/t_{PLZ}	3-State output disable time OE_{BA} to An	Figures 4, 5	1.5	4.4	8.0	1.5	10	1.5	10	ns
t_W	Clock pulse width HIGH or LOW CP_{AB} or CP_{BA}	Figures 4, 5	—	3.0	—	3.0	—	—	—	ns
t_{SU}	Set-up time An, Bn to CP_{AB}, CP_{BA}	Figure 2	1.5	0.5	—	1.5	—	—	—	ns
t_h	Hold time An, Bn to CP_{AB}, CP_{BA}	Figure 2	1.0	0	—	1.0	—	—	—	ns
f_{max}	Maximum clock pulse frequency	Figure 2	7.5	150	—	—	—	—	—	MHz

NOTE:

1. These typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^\circ\text{C}$.

AC WAVEFORMS

$V_M = 1.5V$ at $V_{CC} \geq 2.7V$

$V_M = 0.5V * V_{CC}$ at $V_{CC} < 2.7V$

 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.

$V_X = V_{OL} + 0.3V$ at $V_{CC} \geq 2.7V$

$V_X = V_{OL} + 0.1V_{CC}$ at $V_{CC} < 2.7V$

$V_Y = V_{OH} - 0.3V$ at $V_{CC} \geq 2.7V$

$V_Y = V_{OH} - 0.1V_{CC}$ at $V_{CC} < 2.7V$





Figure 1. Input An, Bn to output Bn, An propagation delays.

Figure 2. A_n, B_n to CP_{AB}, CP_{BA} set-up and hold times, clock CP_{AB}, CP_{BA} pulse width, maximum clock pulse frequency and the CP_{AB}, CP_{BA} to output B_n, A_n propagation delays.

Octal transceiver/register with dual enable (3-State)

74LVC652

AC WAVEFORMS (Continued)

$$V_M = 1.5V \text{ at } V_{CC} \geq 2.7V$$

$$V_M = 0.5V * V_{CC} \text{ at } V_{CC} < 2.7V$$

V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.

$$V_X = V_{OL} + 0.3V \text{ at } V_{CC} \geq 2.7V$$

$$V_X = V_{OL} + 0.1V_{CC} \text{ at } V_{CC} < 2.7V$$

$$V_Y = V_{OH} - 0.3V \text{ at } V_{CC} \geq 2.7V$$

$$V_Y = V_{OH} - 0.1V_{CC} \text{ at } V_{CC} < 2.7V$$




Figure 3. Input S_{AB} , S_{BA} to output B_n , A_n propagation delay times.




Figure 4. OE inputs (OE_{AB} , \overline{OE}_{BA}) to outputs A_n , B_n enable and disable times.

TEST CIRCUIT





Figure 5. Load circuitry for switching times.

Octal transceiver/register with dual enable (3-State)

74LVC652

APPLICATION INFORMATION


Real-time transfer; bus B to bus A




OE_{AB}	OE_{BA}	CP_{AB}	CP_{BA}	S_{AB}	S_{BA}
L	L	X	X	X	L

Store A, B or A and B
in one register


Real-time transfer; bus A to bus B



OE_{AB}	OE_{BA}	CP_{AB}	CP_{BA}	S_{AB}	S_{BA}
H	H	X	X	L	X


Transfer A stored data to B bus or B stored data
to A bus or both at the same time

OE_{AB}	OE_{BA}	CP_{AB}	CP_{BA}	S_{AB}	S_{BA}
X	H	↑	↑	L	X
L	X	X	↑	X	X
L	H	↑	↑	X	X


Store bus A in both registers or
store bus B in both registers

OE_{AB}	OE_{BA}	CP_{AB}	CP_{BA}	S_{AB}	S_{BA}
H	H	H or L	X	H	X
L	L	X	H or L	X	H
H	L	H or L	H or L	H	H

Isolation



OE_{AB}	OE_{BA}	CP_{AB}	CP_{BA}	S_{AB}	S_{BA}
H	H	↑	↑	L	X
L	L	↑	↑	X	L



OE_{AB}	OE_{BA}	CP_{AB}	CP_{BA}	S_{AB}	S_{BA}
L	H	H or L	H or L	X	X