




3.3V 8-Bit Bi-Directional Transceiver with 3-State Outputs

Product Features

- Advanced low power CMOS design for 2.7V to 3.6V V_{CC} operation
- Supports 5V input/output tolerance in mixed signal mode operation
- Function compatible with LVT family of products
- Balanced ±24mA output drive
- Typical V_{OLP} (Output Ground Bounce) < 0.8V at V_{CC}=3.3V, $T_A=25$ °C
- I_{off} and Power Up/Down 3-State support live insertion
- Latch-up performance exceeds 200mA Per JESD78
- ESD protection exceeds JESD 22
 - -2000V Human-Body Model (A114-B)
 - -200V Machine Model (A115-A)
- Packages (Pb-free available):
 - -20-pin 209-mil wide plastic SSOP (H)
 - -20-pin 173-mil wide plastic TSSOP(L)
 - -20-pin 300-mil wide plastic SOIC (S)

Logic Block Diagram



Product Description

The PI74LVTC245 is a non-inverting 8-bit Bidirectional Transceiver designed for low-voltage 2.7V to 3.6V V_{CC} operation, with the capability of interfacing to the 5V system environment. This tranceiver is designed for asynchronous two-way communication between data buses. The direction control input pin (DIR) determines the direction of the dataflow from the A bus to the B bus or from the B bus to the A bus. The output enable (\overline{OE}) input, when HIGH, disables both A and B ports by placing them in HIGH Z condition.

When Vcc is between 0 to 1.5V during power up or power down, the outputs of the device are in the high-impedance state. To ensure the high-impedance state above 1.5V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.

The device fully supports live-insertion with its I_{off} and power-up/ down 3-state. The I_{off} circuitry disables the outputs when the power is off, preventing the backflow of damaging current through the device. Power-up/down 3-state places the outputs in the high-impedance state during power up or power down, preventing driver conflict.

Product Pin Configuration

DIR [1	20 VCC
A0 🗖	2	19 DE
A1 🗖	3	18 🗖 B0
A2 🗖	4	17 B1
A3 🗖	5	16 B2
A4 🛘	6	15 B3
A5 🗖	7	14 🗖 B4
A6 🛘	8	13 B5
A7 🗖	9	12 B6
GND □	10	11 B7



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, V _{CC} –0.5V to+6.5V
Input voltage range, V _I ⁽¹⁾
Voltage range applied to any output in the
high-impedance or power-off state, $V_0^{(1)}$ -0.5 V to $+6.5$ V
Voltage range applied to any output in the
active state, $V_0^{(1,2)}$ -0.5 V to V_{CC} +0.5V
Input clamp current, $I_{IK}(V_I < 0)$
Output clamp current, I _{OK} (V _O <0) –50mA
Continous Output Current I _O ±50mA
Continous Current through each V _{CC} or GND pin ±100mA
Package thermal impedance, θ _{JA} ⁽³⁾ :package H 81°C/W
package L84°C/W
package S 84°C/W
Storage Temperature range, T _{stg} 65°C to 150°C

Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 1. Input negative-voltage and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. This value is limited to 6.5 maximum
- 3. The package thermal impedance is calculated in accordance with JESD 51.

Truth Table⁽¹⁾

Inpu	Outputs	
OE	DIR	
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	X	Z

Notes:

- 1. H = High Signal Level
 - L = Low Signal Level
 - X = Don't Care or Irrelevant
 - Z = High Impedance

Product Pin Description

Pin Name	Description			
ŌE	3-State Output Enable Inputs (Active LOW)			
DIR	Direction Control Input			
xAx	Side A Inputs or 3-State Outputs			
xBx	Side B Inputs or 3-State Outputs			
GND	Ground			
Vcc	Power			



$\textbf{Recommended Operating Conditions}^{(1)}$

		Min.	Max.	Units	
V _{CC} Supply Voltage	Operating	2.7	3.6		
V _{IH} High-level Input Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$	2.0			
V _{IL} Low-level Input Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$		0.8	,,	
V _I Input Voltage		0	5.5	V	
V _O Output Voltage	High or Low State	0	V _{CC}		
	3-State	0	5.5		
I _{OH} High-level output current	$V_{CC} = 2.7V$		-12		
	$V_{CC} = 3.0 \text{V to } 3.6 \text{V}$		-24	4	
I I am local and an armout	$V_{CC} = 2.7V$		12	- mA	
I _{OL} Low-level output current	$V_{CC} = 3.0 \text{V to } 3.6 \text{V}$		24		
$\Delta t/\Delta V$ Input transition rise or fall rate			6	ns/V	
$\Delta t/\Delta V_{CC}$ Power-up ramp rate		150		μs/V	
T _A Operating free-air temperature	-40	85	°C		

Notes:

1. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.



DC Electrical Characteristics (Over the Operating Range, $T_A = -40$ °C to +85 °C)

Paramete- rs	Descr	iption	Test Conditions		Min.	Max.	Units	
V _{IK}	Clamp Diode	Voltage	$V_{CC} = 2.7V$ $I_I = -18mA$			-1.2V		
	Output High Voltage		$V_{CC} = 2.7V \text{ to}$ 3.6V	$I_{OH} = -100 \mu A$	V _{CC} -0.2V			
			$V_{CC} = 2.7V$	$I_{OH} = -12mA$	2.2			
V _{OH}	Output High V	ollage	$V_{CC} = 3V$	$I_{OH} = -12mA$	2.4			
				$I_{OH} = -24$ mA	2.2		V	
			$V_{CC} = 2.7V \text{ to}$ 3.6V	I_{OL} = 100 μ A		0.2		
$ m V_{OL}$	Output Low V	Voltage	$V_{CC} = 2.7V$	I_{OL} = 12mA		0.4		
VOL	Output Low V	Ollage	$V_{CC} = 3V$	I_{OL} = 12mA		0.4		
			VCC = 3 V	$I_{OL} = 24 \text{mA}$		0.55		
	Control Inputs		$V_{CC} = 0V \text{ to } 3.6V$	$V_{\rm I} = 0 \text{V to } 5.5 \text{V}$		±5		
I_{I}	_	Leakage	$V_{CC} = 3.6V$	$V_{\rm I} = 5.5 V$				
		Current A or B Ports (1)		$V_{\rm I} = V_{\rm CC}$		±5		
				$V_{\rm I} = {\rm GND}$				
I_{OFF}	Power Off Ou Current	tput Leakage	$V_{CC} = 0V$	$V_{\rm I}$ or $V_{\rm O} = 0$ V to 5.5V		±5		
I _{OZPU}	Power-Up 3-State Current		$V_{CC} = 0V \text{ to } 1.5V$	$V_{O} = 0.5 V$ to 5.5V, $\overline{OE} = don't care$		±5	μА	
I _{OZPD}	Power-Down 3-State Current		$V_{CC} = 1.5V \text{ to } 0V$	$V_O = 0.5V$ to 5.5V, $\overline{OE} = \text{don't care}$		±5		
I _{CC}	Quiescent Power Supply Current		$V_{CC} = 2.7V \text{ to}$ 3.6V	$V_{I} = V_{CC} \text{ or GND}$ $3.6V \le V_{I} \le 5.5V^{(2)}$ $I_{O} = 0$		100		
ΔI_{CC}	Increase in I _{CC}		$V_{CC} = 3.0V \text{ to}$ 3.6V	One input at V_{CC} - $0.6V^{(3)}$, Other inputs at V_{CC} or GND		500		

Notes:

- 1. For I/O ports, Input Leakage Current (I_I) includes the 3-state Output Leakage Current. Unused pins are at V_{CC} or GND.
- 2. This applies in the disabled state only.
- 3. This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

06-0214 4 PS8691A 06/05/06



Capacitance

Parameters	Description	Test Conditions	Typ. ⁽¹⁾	Units
C_{IN}	Control Input Capacitance	$V_{CC} = 3.3V$, $V_I = V_{CC}$ or GND	3.3	
C_{IO}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_O = V_{CC}$ or GND	7.8	pF
C _{PD}	Power Dissipation Capacitance (2)	$V_{CC} = 3.3V$, $V_{I} = 0$ or V_{CC} , $f=10$ MHz	33	

Notes:

- 1. All typical values are measured at $V_{CC} = 3.3V$, $T_A = 25$ °C.
- 2. C_{PD} is defined as the value of the internal equivalent capacitance withic is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle, C_{PD} is related to I_{CCD} dynamic operating current by the expression: $I_{CCD} = (C_{PD})(V_{CC})(f_{IN})+(I_{CC}\text{static})$.

Switching Characteristics Over Operating Range

				$V_{CC} = 3.3V \pm 0.3V$		V _{CC} = 2.7V		Units												
Parameters	Parameters Description		To (Output)	$C_L = 50$ pF, $R_L = 500$ Ohm		$C_L = 50 pF, R_L = 500 Ohm$														
				Min	Max.	Min.	Max.													
t _{PLH}	Propagation Delay	A or B	B or A	1.0	5.4	1.0	5.8													
t _{PHL}	i Topagation Delay	AOID	D OI A	1.0	5.4	1.0	5.8													
t _{PZH}	Output Enable Time	nable Time \overline{OE}	\overline{OE} A or B	1.0	7.0	1.0	7.9													
t _{PZL}	Output Enable Time		OE	OE	OL	OE		OL	OL	OL	OL	OL AU B	1.0	7.0	1.0	7.9	ns			
t _{PHZ}	0		ŌĒ A D	1.0	5.4	1.0	5.8													
t_{PLZ}	Output Disable Time	OE	OE	OE	OE	UE	OE	OE	OE	OE	OE	OE	OE	OE	OE A or B	1.0	5.4	1.0	5.8	
t _{SK(O)}	Output to Output Skew ⁽¹⁾				0.5															


Notes:

1. Skew between any two outputs, switching in the same direction.




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7V$ and $3.3V \pm 0.3V$

......




Test	S1
tpLH/tpHL	Open
tpLZ/tpZL	6V
tpHZ/tpZH	GND


Load Circuit



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms


Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50$ ohm, $t_R \leq 2.5$ ns, $t_F \leq 2.5$ ns.
- The outputs are measured one at a time with one transition per measurement.


06-0214 6 PS8691A 06/05/06



Packaging Mechanical: 20-pin SSOP (H)




Packaging Mechanical: 20-pin TSSOP(L)





Packaging Mechanical: 20-pin SOIC (S)



Ordering Information

Ordering Code	Packaging Code	Description
PI74LVTC245H	Н	20-pin, 209-mil wide plastic SSOP
PI74LVTC245L	L	20-pin, 173-mil wide plastic TSSOP
PI74LVTC245S	S	20-pin, 300-mil wide plastic SOIC

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- Adding an X suffix = Tape/Reel