Quad Register With Two Independently Controlled Three-State Outputs 2919 /

Features/Benefits


- · Two sets of fully buffered three-state outputs
- Four D-type flip-flops
- · Polarity control on one set of outputs
- · Buffered common clock enable
- · Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs
- 100% product assurance screening to MIL-STD-883 requirements

Description

The 29LS19 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements of the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flip-flops is enabled at the three-state outputs when the output control (OE) input is LOW. When the appropriate OE input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs—W and Y—are provided such that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or non-inverting.


The device also features an active LOW asynchronous clear. When the clear input is LOW, the Q output of the internal flip-flops are forced LOW independent of the other inputs. The 29LS19 is packaged in a space saving (0.3-inch row spacing) 20-pin package.

Logic Symbol




V_{CC} = Pin 20 GND = Pin 10

Pin Configuration



Logic Diagram



Absolute Maximum Ratings

Storage temperature	65°C to +150°C
Temperature (ambient) under bias	55°C to +125°C
Supply voltage to ground potential continuous	0.5 V to +7.0 V
DC voltage applied to outputs for high output state	0.5 V to + VCC max.
DC input voltage	
DC output current, into outputs	
DC input current	30mA to +5.0mA

ilectrica ver Recom		V _{CC} = 5.0V ± 10%								
SYMBOL	PARAMETER	TEST C	MIN = 4.50V, MAX = 5.50V MIN TYP ² MAX			1			UNIT	
		V _{CC} = MIN	$I_{OH} = -1.0 \text{mA}$	2.4	3.4					
VOH	Output HIGH voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OH} = −2.6mA				2.4	3.4		٧
		V _{CC} = MIN		<u> </u>		0.4			0.4	
VOL	Output LOW voltage	VIN = VIH or		1		0.45			0.45	V
•OL		VIL	IOL = 12mA			0.5			0.5	
V _{IH}	Input HIGH level	Guaranteed inplogical HIGH votor all inputs	2.0			2.0			٧	
V _{IL}	Input LOW level	Guaranteed inp			0.7			0.8	>	
VI	Input clamp voltage	V _{CC} = MIN, I _{II}	N = -18mA			-1.5			-1.5	٧
	Input LOW current	V _{CC} = MAX, \	/ _{IN} = 0.4V			-0.36			-0.36	mA
ΪН	Input HIGH current	V _{CC} = MAX, V _{IN} = 2.7V				20			20	μΑ
lj	Input HIGH current	VCC = MAX, VIN = 7.0V				0.1			0.1	mA
loz	Off-state (high-impedance) output current	V _{CC} = MAX	$V_O = 0.4V$ $V_O = 2.4V$			-20 20			-20 20	μΑ
ISC	Output short circuit current3	V _{CC} MAX		-15		-85	-15		-85	mA
ICC	Power supply current ⁴	V _{CC} = MAX			24	36		24	39	mA

NOTES: 1. For conditions shown as MIN, or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

Typical limits are V_{CC} = 5.0V, 25°C ambient and maximum loading.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Characteristics TA +25°C, V_{CC} = 5.0V

SYMBOL	PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
tPHL	Clock to Yi				22	33	ns	
tPHL					20	30	1.0	
t _{PHL}	Clock to Wi				24	36	ns	
tPHL.	(either polarity)				24	36		
t _{PHL}	Clear to Yi				29	43	ns	
^t PLH	Clear to Wi				25	37	ns	
^t PHL	Clear to W			30	45			
tPLH	Polarity to Wi			23	34		ns	
tPHL	Polarity to W		$C_L = 15pF$		25	37] "	
t _{pw}	Clear		$RL = 2.0k\Omega$	18			ns	
•	Clock pulse width	LOW		15			ns	
^t pw	Clock puise width	HIGH		18				
ts	Data			15			ns	
tn	Data			5			ns	
ts	Data enable			20			ns	
th	Data enable			0			ns	
	Set-up time, clear			20	15		ns	
ts	recovery (inactive)	to clock		20	,,,		115	
^t ZH	Output anable to M	Lory			11	17	-	
tZL	Output enable to W or Y				13	20	ns ns	
tHZ	Output enable to W or Y		CL = 5.0pF		13	20	ns	
tLZ			$R_L = 2.0k\Omega$		11	17	115	
fmax	Maximum clock free	quency ¹	C_L = 15pF R_L = 2.0k Ω	35	45		MHz	

NOTES: 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_f, t_f, pulse width or duty cycle. 2.4AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

	g Characte ting Range ²	ristics	COMME	-	Mili T _A = - +1:					
SYMBOL	PARAM	ETER	TEST CONDITIONS	TA = 0°C t VCC = 5. MIN			.0V ±10% MAX	UNIT		
t _{PLH}	Olaska V				39		42	ns		
tPHL	Clock to Yi				39		45	115		
tPLH	Clock to Wi				41		43	ns		
tPHL	(Either polarity	')			44		48			
tPHL	Clear to Yi				52	58		ns		
tPLH	Clear to Wi				42		43	ns		
tPHL	Clear to W				51		53			
tPLH	Polarity to W _i				41		45	ns		
tPHL			C _L = 50pF		42		44			
tpw	Clear		$R_L = 2.0k\Omega$	20		20		ns		
	Clock	LOW		20		20		ns		
^t pw	Ciock	HIGH		20		20				
ts	Data			15		15		ns		
th	Data			10		10		ns		
ts	Data enable			25		25		ns		
th	Data enable			0		0		ns		
ts	Set-up time, c			23		24		ns		
^t ZH	1				24		27	ns		
tZL.	Output enable to Wi or Yi				29		35	113		
tHZ	1		C _L = 5.0pF		33		45	ns		
tLZ	Output enable	to wi or Yi	$R_L = 2.0k\Omega$		22		26	113		
fmax	Maximum clock frequency ¹		$C_L = 50pF$ $R_L = 2.0k\Omega$	30		25		MHz		

NOTES: 1. Per industry convention, t_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_f , pulse width or duty cycle. 2.4AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

7

Function Table

FUNCTION	INPUTS							INTERNAL	OUTPUTS		
FUNCTION	CP	Di	Ē	CLR	POL	OE-W	OE-Y	Q	Wi	Yi	
	Х	X	Х	Х	Х	Н	L	NC	Z	Enabled	
Output Three-State Control	Х	X	х	X	×	L	н	NC	Enabled	z	
Output Three-State Control	Х	Х	Х	X	Х	н	н	NC	z	z	
	Х	Х	. Х	X	X	L	L,	NC	Enabled	Enabled	
Wi Polarity	Х	Х	Х	×	L	L	L	NC	Non-Inverting	Non-Inverting	
VVI FOIAIITY	Х	Х	Х	X	Н	L	L	NC	Inverting	Non-Inverting	
Asynchronous Clear	Х	Х	Х	L	L	L	L	L	L	L	
Asylicitolious Clear	Х	Х	Х	L	Н	L	L	L	н	L	
	1	Х	Н	Н	X	Х	Х	NC	NC	NC	
	1	L	L	н	L	L	L	L	L	L	
Clock Enabled	1	L	L	н	н	L	L	L	н	L	
	1	н	L	H	L	L	L	н	н	н	
	1	н	L	Н	Н	L	L	н	L	н	

L LOW X = Don't Care
H = HIGH NC = No Change

Definition of Functional Terms

Data lines, Di

Any of the four D flip-flops data lines.

Clock enable E

When LOW, the data is entered into the register on the next clock LOW-to-HIGH transition. When HIGH, the data in the register remains unchanged, regardless of the data in.

Clock pulse, CP

Data is entered into the register on the LOW-to-HIGH transition.

Output enable, OE-W, OE-Y

When $\overline{\text{OE}}$ is LOW, the register is enable to the output. When HIGH, the output is in the high-impedance state. The $\overline{\text{OE-W}}$

controls the W set of outputs, and OE-Y controls the Y set.

Output lines, Yi

Any of the four non-inverting three-state output lines.

Outputs with polarity control, Wi

Any of the four three-state outputs with polarity control.

Polarity Control, POL

The Wi outputs will be non-inverting when POL is LOW, and when it is HIGH, the outputs are inverting.

Asynchronous clear, CLR

When CLR is LOW, the internal Q flip-flops are reset to LOW.