

SN54HC174, SN54HC175 SN74HC174, SN74HC175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

D2884, DECEMBER 1982—REVISED JUNE 1989

- 'HC174 Contains Six Flip-Flops with Single-Rail Outputs
- 'HC175 Contains Four Flip-Flops with Double-Rail Outputs
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These monolithic, positive-edge triggered D-type flip-flops have a direct clear input, and the 'HC175 features complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of the clock pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.


The SN54HC174 and SN54HC175 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC174 and SN74HC175 are characterized for operation from -40°C to 85°C .

**FUNCTION TABLE
(EACH FLIP-FLOP)**


INPUTS			OUTPUTS	
CLR	CLK	D	Q	\bar{Q} [†]
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	Q_0	\bar{Q}_0

[†]HC175 only


SN54HC174 . . . J PACKAGE
SN74HC174 . . . D OR N PACKAGE
(TOP VIEW)




SN54HC174 . . . FK PACKAGE
(TOP VIEW)



SN54HC175 . . . J PACKAGE
SN74HC175 . . . D OR N PACKAGE
(TOP VIEW)



SN54HC175 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265



Copyright © 1989, Texas Instruments Incorporated

2-253

2
HCMOS Devices



**SN54HC174, SN54HC175
SN74HC174, SN74HC175
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

logic symbols†



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

logic diagrams (positive logic)



Pin numbers shown are for D, J, and N packages.

2

HC MOS Devices

SN54HC174, SN54HC175
SN74HC174, SN74HC175
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature range†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND pins	± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package	260°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54HC174 SN54HC175			SN74HC174 SN74HC175			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage		2	5	6	2	5	6	V
V_{IH} High-level input voltage	$V_{CC} = 2$ V	1.5			1.5			V
	$V_{CC} = 4.5$ V	3.15			3.15			
	$V_{CC} = 6$ V	4.2			4.2			
V_{IL} Low-level input voltage	$V_{CC} = 2$ V	0			0			V
	$V_{CC} = 4.5$ V	0			0			
	$V_{CC} = 6$ V	0			0			
V_I Input voltage		0			V_{CC}			V
V_O Output voltage		0			V_{CC}			V
t_t Input transition (rise and fall) times	$V_{CC} = 2$ V	0			1000			ns
	$V_{CC} = 4.5$ V	0			500			
	$V_{CC} = 6$ V	0			400			
T_A Operating free-air temperature		-55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ\text{C}$		SN54HC174 SN54HC175		SN74HC174 SN74HC175		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	
V_{OH}	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu\text{A}$	2 V	1.9	1.998	1.9	1.9	V		
		4.5 V	4.4	4.499	4.4	4.4			
		6 V	5.9	5.999	5.9	5.9			
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30	3.7	3.84			
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.80	5.2	5.34			
V_{OL}	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 20 \mu\text{A}$	2 V	0.002	0.1	0.1	0.1	V		
		4.5 V	0.001	0.1	0.1	0.1			
		6 V	0.001	0.1	0.1	0.1			
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 4 \text{ mA}$	4.5 V	0.17	0.26	0.4	0.33			
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 5.2 \text{ mA}$	6 V	0.15	0.26	0.4	0.33			
I_I	$V_I = V_{CC}$ or 0	6 V	± 0.1	± 100	± 100	± 1000	nA		
I_{CC}	$V_I = V_{CC}$ or 0, $I_O = 0$	6 V	8		160		80	μA	
C_i		2 to 6 V	3		10		10	pF	

2

HCMOS Devices



SN54HC174, SN74HC174
HEX D-TYPE FLIP-FLOPS WITH CLEAR

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC}	T _A = 25°C			SN54HC174		SN74HC174		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	2 V	0		8	0	4.2	0	5	MHz
		4.5 V	0		31	0	21	0	25	
		6 V	0		36	0	25	0	29	
t _w	CLR low	2 V	80			120		100	ns	
		4.5 V	16			24		20		
		6 V	14			20		17		
	CLK high or low	2 V	80			120		100		
		4.5 V	16			24		20		
		6 V	14			20		17		
t _{su}	Data	2 V	100			150		125	ns	
		4.5 V	20			30		25		
		6 V	17			25		21		
	CLR inactive	2 V	100			150		125		
		4.5 V	20			30		25		
		6 V	17			25		21		
t _h	Hold time, data after CLK↑	2 V	0			0		0	ns	
		4.5 V	0			0		0		
		6 V	0			0		0		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25°C			SN54HC174		SN74HC174		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2 V	6	9		4.2		5	MHz	
			4.5 V	31	44		21		25		
			6 V	36	50		25		29		
t _{pd}	CLR	Any	2 V		58	160		240		200	ns
			4.5 V		17	32		48		40	
			6 V		14	27		41		34	
	CLK	Any	2 V		58	180		240		200	
			4.5 V		17	32		48		40	
			6 V		14	27		41		34	
t _t		Any	2 V		38	75		110		90	ns
			4.5 V		8	15		22		19	
			6 V		6	13		19		16	

C _{pd}	Power dissipation capacitance per flip-flop	No load, T _A = 25°C	27 pF typ
-----------------	---	--------------------------------	-----------

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		VCC	TA = 25°C			SN54HC175		SN74HC175		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	2 V	0		6	0	4.2	0	5	MHz
		4.5 V	0		31	0	21	0	25	
		6 V	0		36	0	25	0	29	
t _w	Pulse duration	CLR low	2 V	80			120		100	ns
			4.5 V	16			24		20	
			6 V	14			20		17	
	CLK high or low	2 V	80			120		100		
		4.5 V	16			24		20		
		6 V	14			20		17		
t _{su}	Data	Data	2 V	100			150		125	ns
			4.5 V	20			30		25	
			6 V	17			25		21	
	CLR inactive	2 V	100			150		125		
		4.5 V	20			30		25		
		6 V	17			25		21		
t _h	Hold time, data after CLK!		2 V	0			0		0	ns
			4.5 V	0			0		0	
			6 V	0			0		0	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	TA = 25°C			SN54HC175		SN74HC175		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2 V	6	12		4.2		5	MHz	
			4.5 V	31	50		21		25		
			6 V	36	60		25		29		
t _{pd}	CLR	Any	2 V		52	150		255		190	ns
			4.5 V		15	30		45		38	
			6 V		13	26		38		32	
	CLK	Any	2 V		58	150		255		190	
			4.5 V		16	30		45		38	
			6 V		13	26		38		32	
t _t		Any	2 V		38	75		110		90	ns
			4.5 V		8	15		22		19	
			6 V		6	13		19		16	

C _{pd}	Power dissipation capacitance per flip-flop	No load, TA = 25°C	30 pF typ
-----------------	---	--------------------	-----------

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

2
HCMOS Devices