DGG OR DL PACKAGE

(TOP VIEW)

OEAB [

LEAB 1 2

GND II4

A1 🛮 3

A14 **[**] 20

A15 🛮 21

V_{CC} 1 22

A16 23

A17 **[**] 24

GND II 25

A18 **□** 26

OEBA **[**] 27

LEBA 🛮 28

SCES027D - JULY 1995 - REVISED FEBRUARY 1999

56 CLKENAB

55 CLKAB

54 **B**1

53 **[**] GND

- Member of the Texas Instruments Widebus™ Family
- UBT[™] (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, Clocked, or Clock-Enabled Mode
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in <u>each</u> direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the

A2 🛮 5 52 **| B**2 51 **| B**3 A3 🛮 6 V_{CC} **[**]7 50 V_{CC} A4 🛮 8 49 N B4 A5 🛮 9 48 **∏** B5 A6 10 47 **∏** B6 GND 11 46 | GND A7 🛮 12 45 **∏** B7 A8 **∏** 13 44 **∏** B8 A9 🛮 14 43 **∏** B9 A10 15 42 **1** B10 A11 1 16 41 **B**11 A12 1 17 40 **∏** B12 GND 18 39 **[**] GND A13 119 38 **∏** B13

37 **1** B14

36 **B**15

35 V_{CC}

34 🛮 B16

33 **∏** B17

32 **[**] GND

31 **∏** B18

30 T CLKBA

29 CLKENBA

clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16601 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.




FUNCTION TABLET

| | INPUTS | | | | | | | | | | |
|---------|--------|------|------------|---|--------------------------------------|--|--|--|--|--|--|
| CLKENAB | OEAB | LEAB | CLKAB | Α | В | | | | | | |
| Х | Н | Χ | Х | Х | Z | | | | | | |
| Х | L | Н | Χ | L | L | | | | | | |
| Х | L | Н | Χ | Н | Н | | | | | | |
| Н | L | L | X | X | в ₀ ‡ | | | | | | |
| Н | L | L | X | X | в _о ‡ в _о ‡ | | | | | | |
| L | L | L | \uparrow | L | L | | | | | | |
| L | L | L | \uparrow | Н | Н | | | | | | |
| L | L | L | L or H | Χ | В ₀ ‡ | | | | | | |

[†]A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

logic diagram (positive logic)





[‡] Output level before the indicated steady-state input conditions were established

SCES027D - JULY 1995 - REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| supply voltage range, V _{CC} –0.5 V to 4.6 V |
|--|
| nput voltage range, V _I : Except I/O ports (see Note 1) |
| I/O ports (see Notes 1 and 2) |
| Output voltage range, V_O (see Notes 1 and 2) |
| nput clamp current, I _{IK} (V _I < 0)50 mA |
| Output clamp current, I _{OK} (V _O < 0) |
| Continuous output current, I _O ±50 mA |
| Continuous current through each V $_{	extsf{CC}}$ or GND $$ ± 100 mA |
| ackage thermal impedance, θ_{JA} (see Note 3): DGG package |
| DL package |
| torage temperature range, T _{stg} 65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

| | | | MIN | MAX | UNIT | |
|-----------------|--|--|------------------------|----------------------|------|--|
| VCC | Supply voltage | | 1.65 | 3.6 | ٧ | |
| | | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | 0.65 × V _{CC} | | | |
| v_{IH} | High-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 1.7 | | V | |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2 | | | |
| V _{IL} | | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | | $0.35 \times V_{CC}$ | | |
| | Low-level input voltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 0.7 | V | |
| | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | | 0.8 | | |
| VI | Input voltage | | 0 | VCC | ٧ | |
| ٧o | Output voltage | | 0 | Vcc | ٧ | |
| | | $V_{CC} = 1.65 \text{ V}$ | | -4 | | |
| 1 | High-level output current | $V_{CC} = 2.3 \text{ V}$ | | -12 | mA | |
| ІОН | | $V_{CC} = 2.7 \text{ V}$ | | -12 | | |
| | | V _{CC} = 3 V | | -24 | | |
| | | V _{CC} = 1.65 V | | 4 | | |
| 1 | Low-level output current | $V_{CC} = 2.3 \text{ V}$ | | 12 | | |
| lOL | | $V_{CC} = 2.7 \text{ V}$ | | 12 | mA | |
| | | V _{CC} = 3 V | | 24 | | |
| Δt/Δν | Input transition rise or fall rate | | 10 | ns/V | | |
| TA | Operating free-air temperature | | -40 | 85 | °C | |

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCH16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES027D – JULY 1995 – REVISED FEBRUARY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PAF | RAMETER | TEST CONDITIONS | | vcc | MIN | TYP | MAX | UNIT |
|-------------------|--------------------------|--|--|-----------------|---------------------|------|------------|------|
| | | I _{OH} = -100 μA | | 1.65 V to 3.6 V | V _{CC} -0. | .2 | | |
| | | I _{OH} = -4 mA | | 1.65 V | 1.2 | | | |
| V _{OH} | | I _{OH} = -6 mA | | 2.3 V | 2 | | | |
| | | | 2.3 V | 1.7 | | | V | |
| | I _{OH} = -12 mA | | 2.7 V | 2.2 | | | | |
| | | | 3 V | 2.4 | | | | |
| | | I _{OH} = -24 mA | | 3 V | 2 | | | |
| | | I _{OL} = 100 μA | | 1.65 V to 3.6 V | | | 0.2 | |
| | | I _{OL} = 4 mA | | 1.65 V | | | 0.45 | |
| Val | | I _{OL} = 6 mA | 2.3 V | | | 0.4 | V | |
| VOL | | la. 12 mA | 2.3 V | | | 0.7 | , v | |
| | I _{OL} = 12 mA | 2.7 V | | | 0.4 | | | |
| | | I _{OL} = 24 mA | 3 V | | | 0.55 | | |
| Ιμ | | $V_I = V_{CC}$ or GND | 3.6 V | | | ±5 | μΑ | |
| | | V _I = 0.58 V | 1.65 V | 25 | | | | |
| | | V _I = 1.07 V | 1.65 V | -25 | | | | |
| | | V _I = 0.7 V | 2.3 V | 45 | | | | |
| l(hold) | | V _I = 1.7 V | 2.3 V | – 45 | | | μΑ | |
| | | V _I = 0.8 V | 3 V | 75 | | | | |
| | | V _I = 2 V | 3 V | -75 | | | | |
| | | V _I = 0 to 3.6 V [‡] | 3.6 V | | | ±500 | | |
| l _{OZ} § | | V _O = V _{CC} or GND | | 3.6 V | | | ±10 | μΑ |
| Icc | | $V_I = V_{CC}$ or GND, | I _O = 0 | 3.6 V | | | 40 | μΑ |
| ∆ICC | | One input at V _{CC} – 0.6 V, | Other inputs at $V_{\hbox{CC}}$ or GND | 3 V to 3.6 V | | | 750 | μΑ |
| Ci | Control inputs | $V_I = V_{CC}$ or GND | | 3.3 V | | 4 | | pF |
| C _{io} | A or B ports | $V_O = V_{CC}$ or GND | | 3.3 V | | 8 | | pF |

 $[\]dagger$ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $[\]mbox{\$}$ For I/O ports, the parameter $\mbox{I}_{\mbox{OZ}}$ includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| | | | V _{CC} = | V _{CC} = 1.8 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | | |
|-----------------|------------------------------------|--------------------------------|-------------------|-------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|----|----|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | |
| fclock | f _{clock} Clock frequency | | | † | | 150 | | 150 | | 150 | MHz | | |
| | Pulse | LE high | † 3.3 3. | | 3.3 | | 3.3 | | | | | | |
| t _W | duration | duration CLK high or low | | † | | 3.3 | | 3.3 | | 3.3 | | ns | |
| | Setup time | Data before CLK↑ | | † | | 2.3 | | 2.4 | | 2.1 | | | |
| | | Data before LE↓ | CLK high | † | | 2 | | 1.6 | | 1.6 | | | |
| t _{su} | | Setup time Data before t | Data before LEV | CLK low | † | | 1.3 | | 1.2 | | 1.1 | | ns |
| | | CLKEN before CLK↑ | | † | | 2 | | 2 | | 1.7 | | | |
| | Hold time | Data after CLK↑ | | † | | 0.7 | | 0.7 | | 0.8 | | | |
| 1. | | | D-1# E | CLK high | † | | 1.3 | | 1.6 | | 1.4 | | |
| th | | ld time Data after LE↓ CLK low | CLK low | † | | 1.7 | | 2 | | 1.7 | | ns | |
| | | CLKEN after CLK↑ | | † | | 0.3 | | 0.5 | | 0.6 | | | |

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 1.8 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|------------------|-----------------|----------------|-------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | (INPUT) | (001701) | MIN | TYP | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | † | | 150 | | 150 | | 150 | | MHz |
| | A or B | B or A | | † | 1 | 4 | | 4.6 | | 4.1 | |
| t _{pd} | LEAB or LEBA | A or B | | † | 1 | 4.6 | | 5.3 | | 4.7 | ns |
| · | CLKAB or CLKBA | | | † | 1.2 | 5.2 | | 5.8 | | 5 | |
| t _{en} | OEAB or OEBA | A or B | | † | 1.1 | 5.3 | | 6.1 | | 5.2 | ns |
| ^t dis | OEAB or OEBA | A or B | | † | 1.4 | 4.9 | | 4.8 | | 4.4 | ns |

[†] This information was not available at the time of publication.


operating characteristics, T_A = 25°C


| | PARAMETER | | | TEST CONDITIONS | V _{CC} = 1.8 V | V _{CC} = 2.5 V | V _{CC} = 3.3 V | UNIT |
|---|-----------------|-------------------------------|------------------|------------------------------------|-------------------------|-------------------------|-------------------------|-------|
| | | | | 1EST CONDITIONS | TYP | TYP | TYP | CIVIT |
| Γ | C _{pd} | Power dissipation capacitance | Outputs enabled | C _I = 50 pF. f = 10 MHz | † | 41 | 52 | pF |
| Ľ | | | Outputs disabled | OL = 30 pr, 1 = 10 Mm2 | † | 6 | 6 | рΓ |

[†] This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V





tw

VCC



NOTES: A. C_L includes probe and jig capacitance.

Input

Output


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION

 $V_{CC} = 2.5 V \pm 0.2 V$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V}$ AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

