

SN74ALS614, SN74ALS615  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH OPEN-COLLECTOR OUTPUTS**

D2915, JANUARY 1986

- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths  
 'ALS614 . . . Inverting logic  
 'ALS615 . . . True logic
- Package Options Include Plastic "Small Outline" Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and  $\bar{G}BA$  are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and  $\bar{G}BA$ . In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.


The -1 versions of the SN74ALS614 and SN74ALS615 are identical to the standard versions except that the recommended maximum  $I_{OL}$  is increased to 48 milliamperes.

The SN74ALS614 and SN74ALS615 are characterized for operation from 0°C to 70°C.

DW OR NT PACKAGE  
 (TOP VIEW)



FN PACKAGE  
 (TOP VIEW)




NC—No internal connection


**SN74ALS614, SN74ALS615  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH OPEN-COLLECTOR OUTPUTS**

2


**ALS and AS Circuits**




REAL-TIME TRANSFER  
BUS B TO BUS A



REAL-TIME TRANSFER  
BUS A TO BUS B



STORAGE FROM  
A AND/OR B



TRANSFER  
STORED DATA  
TO A AND/OR B

SN74ALS614, SN74ALS615  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH OPEN-COLLECTOR OUTPUTS

FUNCTION TABLE

INPUTS				DATA I/O		OPERATION OR FUNCTION			
GAB	$\bar{G}BA$	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	SN74ALS614	SN74ALS615
L H	H or L	H or L	X X	X X	X X	Input	Input	Isolation	Isolation
L H	↑	↑	X X	X X	X X	Input	Unspecified <sup>†</sup>	Store A and B Data	Store A and B Data
X H	↑	H or L	X X	X X	X X	Input	Output	Store A, Hold B	Store A, Hold B
H H	↑	↑	X <sup>‡</sup> X	X <sup>‡</sup> X	X <sup>‡</sup> X	Input	Output	Store A in both registers	Store A in both registers
L X	H or L	↑	X X	X X	X X	Unspecified <sup>†</sup>	Input	Hold A, Store B	Hold A, Store B
L L	↑	↑	X X	X X	X X	Output	Input	Store B in both registers	Store B in both registers
L L	X X	X L	X L	X H	X H	Output	Input	Real-Time $\bar{B}$ Data to A Bus	Real-Time B Data to A bus
L L	X H or L	X H or L	X H	X H	X H	Output	Input	Stored B Data to A Bus	Stored B data to A Bus
H H	X X	L X	L X	H X	H X	Input	Output	Real-Time $\bar{A}$ Data to B Bus	Real-Time A Data to B Bus
H H	H or L	X X	H X	H X	H X	Input	Output	Stored $\bar{A}$ Data to B Bus	Stored A Data to B Bus
H L	H or L	H or L	H H	H H	H H	Output	Output	Stored $\bar{A}$ Data to B Bus and Stored $\bar{B}$ Data to A Bus	Stored A Data to B Bus and Stored B Data to A Bus


<sup>†</sup>The data output functions may be enabled or disabled by various signals at the GAB or  $\bar{G}BA$  inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

<sup>‡</sup>Select control = L: clocks can occur simultaneously.


Select control = H: clocks must be staggered in order to load both registers.

### logic symbols<sup>†</sup>

SN74ALS614



SN74ALS615




<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW and NT packages.


# SN74ALS614, SN74ALS615 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

logic diagrams (positive logic)

SN74ALS614



SN74ALS615



Pin numbers shown are for DW and NT packages.

SN74ALS614, SN74ALS615  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH OPEN-COLLECTOR OUTPUTS

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> . . . . .	7 V
Input voltage: All inputs . . . . .	7 V
Operating free-air temperature range . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
V <sub>OH</sub>	High-level output voltage			5.5	V
I <sub>OL</sub>	Low-level output current			24	
				48 <sup>1</sup>	mA
t <sub>w</sub>	Pulse duration	CBA or CAB high	16.5		
		CBA or CAB low	16.5		ns
t <sub>su</sub>	Setup time before CAB↑ or CBA↑	A or B	10		ns
t <sub>h</sub>	Hold time after CAB↑ or CBA↑	A or B	0		ns
T <sub>A</sub>	Operating free-air temperature		0	70	°C

<sup>1</sup>The extended condition applies if V<sub>CC</sub> is maintained between 4.75 V and 5.25 V. The 48-mA limit applies for the SN74ALS614-1 and SN74ALS615-1 only.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2	V
I <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, V <sub>OH</sub> = 5.5 V			0.1	mA
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA		0.25	0.4	V
		V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 24 mA		0.35	0.5	
		(I <sub>OL</sub> = 48 mA for -1 versions)				
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 7 V		0.1		mA
	A or B ports	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V		0.1		
I <sub>IH</sub>	Control inputs			20		μA
	A or B ports <sup>§</sup>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V		20		
I <sub>IL</sub>	Control inputs			-0.2		mA
	A or B ports <sup>§</sup>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V		-0.2		
I <sub>CC</sub>	'ALS614	V <sub>CC</sub> = 5.5 V	Outputs high	52	60	mA
			Outputs low	57	70	
	'ALS615		Output high	40	60	
			Output low	48	72	

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup>For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

**SN74ALS614, SN74ALS615**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH OPEN-COLLECTOR OUTPUTS**

**SN74ALS614 switching characteristics (see Note 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 680 Ω, T <sub>A</sub> = 25°C			UNIT	
			MIN	TYP	MAX		
t <sub>PLH</sub>	CBA or CAB	A or B	37	52	20	64	ns
t <sub>PHL</sub>			14	19	6	20	
t <sub>PLH</sub>	A or B	B or A	31	42	14	51	ns
t <sub>PHL</sub>			6	10	2	12	
t <sub>PLH</sub>	SBA or SAB <sup>†</sup>	A or B	35	47	19	58	ns
t <sub>PHL</sub>	(with A or B high)		12	20	5	22	
t <sub>PLH</sub>	SBA or SAB <sup>†</sup>	A or B	35	47	19	58	ns
t <sub>PHL</sub>	(with A or B low)		12	20	5	22	
t <sub>PLH</sub>	GBA or GAB	A or B	16	22	9	27	ns
t <sub>PHL</sub>			12	18	6	22	

**SN74ALS615 switching characteristics (see Note 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 680 Ω, T <sub>A</sub> = 25°C			UNIT	
			MIN	TYP	MAX		
t <sub>PLH</sub>	CBA or CAB	A or B	33	50	19	64	ns
t <sub>PHL</sub>			14	20	6	22	
t <sub>PLH</sub>	A or B	B or A	28	44	12	56	ns
t <sub>PHL</sub>			11	17	4	20	
t <sub>PLH</sub>	SBA or SAB <sup>†</sup>	A or B	35	50	19	62	ns
t <sub>PHL</sub>	(with A or B high)		15	22	5	25	
t <sub>PLH</sub>	SBA or SAB <sup>†</sup>	A or B	35	50	19	62	ns
t <sub>PHL</sub>	(with A or B low)		15	22	5	25	
t <sub>PLH</sub>	GBA or GAB	A or B	17	23	6	27	ns
t <sub>PHL</sub>			14	20	6	24	

<sup>†</sup>These parameters are measured with the internal output state of the storage register opposite to that of the bus input.  
 NOTE 1: Load circuit and voltage waveforms are shown in Section 1.