


## FEATURES/BENEFITS

- 5V tolerant inputs and outputs
- Bus Hold feature holds last active state during 3-state operation
- Industry standard pinouts
- $10\mu A$   $I_{CCQ}$  quiescent power supply current
- Hot insertable
- 2.0V – 3.6V  $V_{CC}$  supply operation
- $\pm 24mA$  balanced output drive
- Meets or exceeds JEDEC Standard 36 specifications
- $t_{PD} = 4.6ns$
- Input hysteresis for noise immunity
- Multiple power and ground pins for low noise
- Operating temperature range:  
–40°C to 85°C
- Latch-up performance exceeds 500mA
- ESD performance:  
Human body model > 2000V  
Machine model > 200V
- Packages available:  
56-pin TSSOP  
56-pin SSOP

## DESCRIPTION

The LCX16H501 is an 18-bit registered bus transceiver with three-state outputs that are ideal for driving address and data buses. These high-speed, low-power registered transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. The 3.3V LCXPlus family features low power, low switching noise, and fast switching speeds for low power portable applications as well as high-end advanced workstation applications. 5V tolerant inputs and outputs allow this LCXPlus product to be used in mixed 5V and 3.3V applications. Bus Hold circuitry on the data inputs to retain the last active state during 3-state operation, eliminating the need for external pull-up resistors. Easy board layout is facilitated by the use of flow-through pinouts and byte enable controls provide architectural flexibility for systems designers. To accommodate hot-plug or live insertion applications, of this product is designed not to load an active bus when  $V_{CC}$  is removed.

**Figure 1. Functional Block Diagram**



**Figure 2. Pin Configuration**

(All Pins Top View)

**SSOP, TSSOP**

OEAB	1	56	GND
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V <sub>CC</sub>	7	50	V <sub>CC</sub>
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V <sub>CC</sub>	22	35	V <sub>CC</sub>
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
OEBA	27	30	CLKBA
LEBA	28	29	GND

**Table 1. Pin Description**

Name	Description
OEAB	A-to-B Output Enable Input
OEBA	B-to-A Output Enable Input (Active Low)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs

**Table 2. Function Table<sup>(1)</sup>**

Inputs				Outputs
OEAB	LEAB	CLKAB	Ax	Bx
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	B <sup>(2)</sup>
H	L	L	X	B <sup>(3)</sup>

**Notes:**

1. A-to-B data flow is shown. B-to-A data flow is similar but uses  $\overline{OEBA}$ , LEBA, and CLKBA.
2. Output level before the indicated steady-state input conditions were established.
3. Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.

**Table 3. Capacitance**

Symbol	Pins	Typ	Unit	Conditions
$C_{IN}$	Input Capacitance	7.0	pF	$V_{IN} = 0V, V_{OUT} = 0V, f = 1MHz$
$C_{I/O}$	I/O Capacitance	8.0	pF	$V_{IN} = 0V, V_{OUT} = 0V, f = 1MHz$
$C_{PD}$	Power Dissipation Capacitance	25	pF	$V_{CC} = 3.3V, V_{IN} = 0 \text{ or } V_{CC} = 10MHz$

**Note:** Capacitance is characterized but not production tested.

**Table 4. Absolute Maximum Ratings**

Supply Voltage to Ground .....	-0.5V to 7.0V
DC Output Voltage $V_{OUT}$	
Outputs HIGH-Z .....	-0.5V to 7.0V
Outputs Active .....	-0.5V to $V_{CC} + 0.5V$
DC Input Voltage $V_{IN}$ .....	-0.5V to 7.0V
DC Input Diode Current with $V_{IN} < 0$ .....	-50mA
DC Output Diode Current	
$V_O < 0$ .....	-50mA
$V_O > V_{CC}$ .....	50mA
DC Output Source/Sink Current ( $I_{OH}/I_{OL}$ ) .....	$\pm 50mA$
DC Supply Current per Supply Pin .....	$\pm 100mA$
DC Ground Current per Ground Pin .....	$\pm 100mA$
$T_{STG}$ Storage Temperature .....	-65° to 150°C

**Note:** Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

**Table 5. Recommended Operating Conditions**

Symbol	Parameter		Min	Max	Unit
$V_{CC}$	Supply Voltage, Operating		2.0	3.6	V
	Supply Voltage, Data Retention Only		1.5	3.6	
$V_{IN}$	Input Voltage		0	5.5	V
$V_{OUT}$	Output Voltage in Active State		0	$V_{CC}$	V
	Output Voltage in "OFF" State		0	5.5	
$I_{OH}/I_{OL}$	Output Current	$V_{CC} = 3.0 - 3.6V$	—	$\pm 24$	mA
		$V_{CC} = 2.7V$	—	$\pm 12$	
$\Delta t/\Delta V$	Input Transition Slew Rate		—	10	ns/V
$T_A$	Operating Free Air Temperature		-40	85	°C

**Table 6. DC Electrical Characteristics Over Operating Range**Industrial Temperature Range,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ 

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Unit
$V_{IH}$	Input HIGH Voltage	Logic HIGH for All Inputs	2.0	—	—	V
$V_{IL}$	Input LOW Voltage	Logic LOW for All Inputs	—	—	0.8	V
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 2.7\text{V}$ , $I_{OH} = -100\mu\text{A}$ $V_{CC} = 2.7\text{V}$ , $I_{OH} = -12\text{mA}$ $V_{CC} = 3.0\text{V}$ , $I_{OH} = -18\text{mA}$ $V_{CC} = 3.0\text{V}$ , $I_{OH} = -24\text{mA}$	$V_{CC} = 0.2$ 2.2 2.4 2.2	—	—	V
$V_{OL}$	Output LOW Voltage	$V_{CC} = 2.7\text{V}$ , $I_{OL} = 100\mu\text{A}$ $V_{CC} = 2.7\text{V}$ , $I_{OL} = 12\text{mA}$ $V_{CC} = 3.0\text{V}$ , $I_{OL} = 16\text{mA}$ $V_{CC} = 3.0\text{V}$ , $I_{OL} = 24\text{mA}$	— — — —	— — — —	0.2 0.4 0.4 0.5	V
$\Delta V_T$	Input Hysteresis <sup>(3)</sup>	$V_{TLH} - V_{THL}$ for All Inputs	—	150	—	mV
$I_I$	Input Leakage Current	$V_I = 0\text{V}$ , $V_I = 5.5\text{V}$ , $V_{CC} = 3.6\text{V}$	—	—	$\pm 1.0$	$\mu\text{A}$
$I_{OZ}$	High-Z I/O Leakage <sup>(3)</sup>	$V_O = 0\text{V}$ , $V_O = 5.5\text{V}$ , $V_I = V_{IH}$ or $V_{IL}$ , $V_{CC} = 3.6\text{V}$	—	—	1.0	$\mu\text{A}$
$I_{OS}$	Short Circuit Current <sup>(3,4)</sup>	$V_{CC} = 3.6\text{V}$ , $V_O = \text{GND}$	-60	—	-200	mA
$I_{OFF}$	Power Off Leakage	$V_{CC} = 0\text{V}$ , $V_I$ or $V_O = 5.5\text{V}$	—	—	10	$\mu\text{A}$
$ I_{BHH} $	Input Current Input HIGH or LOW	$V_{CC} = 3.6\text{V}$ $V_{IN} = 0\text{V}$ or $V_{IN} = V_{CC}$	—	—	50	$\mu\text{A}$
	Bus Hold Inputs <sup>(3,5)</sup>	$V_{CC} = 3.6\text{V}$ , $0.8 \leq V_{IN} \leq 2.0\text{V}$	—	—	500 <sup>(6)</sup>	$\mu\text{A}$
$I_{BHH}$	Bus Hold Sustaining Current	$V_{CC} = 3.3\text{V}$	$V_{IN} = 2.0\text{V}$	-75	—	—
$I_{BHL}$	Bus Hold Inputs		$V_{IN} = 0.8\text{V}$	75	—	—
$V_{IK}$	Input Clamp Voltage	$V_{CC} = 2.7$ , $I_{IN} = -18\text{mA}$	—	-0.7	-1.2	V

**Notes:**

1. For conditions shown as Min. or Max. use appropriate value specified under Recommended Operating Conditions for the applicable device type.
2. Typical values are at  $V_{CC} = 3.3\text{V}$  and  $T_A = 25^\circ\text{C}$ .
3. These parameters are guaranteed by characterization, but not production tested.
4. Not more than one output should be tested at one time. Duration of test should not exceed one second.
5. Pins with Bus Hold are identified in the Pin Description.
6. An external driver must provide at least  $|I_{BH}|$  during transition to guarantee that the Bus Hold input will change state.

**Table 7. Power Supply Characteristics**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Typ <sup>(2)</sup>	Max	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = 3.6V, Freq = 0 V <sub>IN</sub> = GND or V <sub>CC</sub>		0.1	10	µA
ΔI <sub>CC</sub>	Supply Current per Input @ TTL HIGH	V <sub>CC</sub> = 3.6V, V <sub>IN</sub> = V <sub>CC</sub> - 0.6V <sup>(3)</sup>	Control Inputs	2.0	30	µA
			Bus Hold Inputs	—	500	
I <sub>CCD</sub>	Supply Current per Input per MHz <sup>(4)</sup>	V <sub>CC</sub> = 3.6V, Outputs Open One Bit Toggling @ 50% Duty Cycle OEAB = OEBA = V <sub>CC</sub> LEAB = GND	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	100	130	µA/MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = 3.6V, Outputs Open One Bit Toggling @ 50% Duty Cycle f <sub>CP</sub> = 10MHz (CLKAB) OEAB = OEBA = V <sub>CC</sub> LEAB = GND f <sub>I</sub> = 5MHz	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND	0.5 <sup>(5)</sup>	0.8 <sup>(5)</sup>	mA
		V <sub>CC</sub> = 3.6V, Outputs Open Eighteen Bits Toggling @ 50% Duty Cycle f <sub>CP</sub> = 10MHz (CLKAB) OEAB = OEBA = V <sub>CC</sub> LEAB = GND f <sub>I</sub> = 2.5MHz	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND	3.4 <sup>(5)</sup>	9.7 <sup>(5)</sup>	mA

**Notes:**

- For conditions shown as Min. or Max., use the appropriate values specified under Recommended Operating Conditions for applicable device type.
- Typical values are at V<sub>CC</sub> = 3.3V, 25°C ambient.
- Per TTL driven input. All other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in total power supply calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed by design but not tested.
- I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>.  
 $I_C = I_{CCQ} + \Delta I_{CC} D_H N_T + I_{CCD} f N_O.$   
I<sub>CCQ</sub> = Quiescent Current (I<sub>CCL</sub>, I<sub>CH</sub>, and I<sub>CCZ</sub>).  
 $\Delta I_{CC}$  = Power Supply Current for a TTL-High Input (V<sub>IN</sub> = V<sub>CC</sub> - 0.6V).  
D<sub>H</sub> = Duty Cycle for TTL High Inputs.  
N<sub>T</sub> = Number of TTL High Inputs.  
I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL).  
f = Average Switching Frequency per Output.  
N<sub>O</sub> = Number of Outputs Switching.

**Table 8. Dynamic Switching Characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C	Units
				Typical	
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	C <sub>L</sub> = 50pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V	3.3	0.8	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	C <sub>L</sub> = 50pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V	3.3	0.8	V

**Note:**

- Characterized but not production tested.

**Table 9. Switching Characteristics Over Operating Range**Industrial Temperature Range,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  $C_{\text{LOAD}} = 50\text{pF}$ ,  $R_{\text{LOAD}} = 500\Omega$  unless otherwise noted.


Symbol	Description <sup>(1)</sup>	LCXH16501				LCXH16501C		Unit	
		$V_{\text{CC}} = 3.3 \pm 0.3\text{V}$		$V_{\text{CC}} = 2.7\text{V}^{(2)}$		$V_{\text{CC}} = 3.3 \pm 0.3\text{V}$			
		Min	Max	Min	Max	Min	Max		
$f_{\text{MAX}}$	CLKAB or CLKBA Frequency <sup>(2)</sup>	170	—	—	—	170	—	MHz	
$t_{\text{PHL}}$ $t_{\text{PLH}}$	Propagation Delay Ax to Bx or Bx to Ax	1.5	6.0	1.5	7.0	1.5	4.6	ns	
$t_{\text{PHL}}$ $t_{\text{PLH}}$	Propagation Delay LEBA to Ax, LEAB to Bx	1.5	7.0	1.5	8.0	1.5	5.3	ns	
$t_{\text{PHL}}$ $t_{\text{PLH}}$	Propagation Delay CLKBA to Ax, CLKAB to Bx	1.5	6.7	1.5	8.0	1.5	5.3	ns	
$t_{\text{PZH}}$ $t_{\text{PZL}}$	Output Enable Time OEBA to Ax, OEAB to Bx	1.5	7.2	1.5	8.2	1.5	5.6	ns	
$t_{\text{PHZ}}$ $t_{\text{PLZ}}$	Output Disable Time <sup>(2)</sup> OEBA to Ax, OEAB to Bx	1.5	7.0	1.5	8.0	1.5	5.2	ns	
$t_{\text{SU}}$	Setup Time HIGH or LOW Ax to CLKAB, Bx to CLKBA	2.5	—	3.0	—	3.0	—	ns	
$t_{\text{H}}$	Hold Time HIGH or LOW Ax to CLKAB, Bx to CLKBA	0	—	0	—	0	—	ns	
$t_{\text{SU}}$	Setup Time HIGH or Low Ax to LEAB	2.5	—	2.5	—	1.5	—	ns	
	Clock HIGH Bx to LEBA	2.5	—	2.5	—	2.0	—	ns	
$t_{\text{H}}$	Hold Time HIGH or LOW Ax to LEAB, Bx to LEBA	1.5	—	1.5	—	1.5	—	ns	
$t_{\text{W}}$	Pulse Width <sup>(2)</sup>	3.0	—	3.0	—	3.0	—	ns	
$t_{\text{SK(O)}}$	Output Skew <sup>(3)</sup>	—	0.5	—	0.5	—	0.5	ns	

**Notes:**


1. See test circuit and waveforms. Minimum Limits are guaranteed but not tested on Propagation Delays.
2. Guaranteed by characterization.
3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by characterization but not production tested.

## TEST CIRCUIT AND WAVEFORMS


**Figure 3. Test Circuit**




**Figure 4. Setup, Hold, and Release Timing**




**Figure 5. Enable and Disable Timing**



**Figure 6. Pulse Width**




**Figure 7. Propagation Delay**



### Notes:

1. Input Control Enable = LOW and Input Control Disable = HIGH.
2. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  
 $Z_{OUT} \leq 50\Omega$ ;  $t_F, t_R \leq 2.5\text{ns}$ .

**ORDERING INFORMATION**



**Device Type:**

501

**Speed Grades:**

Blank – Standard

C

**Package Type:**

PV – SSOP, 300 mil


PA – TSSOP, 240 mil

**Feature Selection:**

H – Bus Hold

**Number of Bit:**

16 – 18-Bit

Now an  IDT Company