



54ABT/74ABT573C

Octal D-Type Latch with TRI-STATE® Outputs

General Description

The 'ABT573C is an octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.

This device is functionally identical to the 'ABT373C but has different pinouts.

Features


- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'ABT373C
- TRI-STATE outputs for bus interfacing

- Output sink capability of 64 mA, source capability of 32 mA
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latching protection
- High impedance glitch-free bus loading during entire power up and power down
- Nondestructive hot insertion capability

Ordering Code: See Section 10


Connection Diagrams

Pin Assignment for DIP, SOIC, SSOP and Flatpak



TL/F/11548-1

Pin Assignment for LCC



TL/F/11548-2

Pin Names	Description
D ₀ -D ₇	Data Inputs
LE	Latch Enable Input (Active HIGH)
\overline{OE}	TRI-STATE Output Enable Input (Active LOW)
O ₀ -O ₇	TRI-STATE Latch Outputs

Functional Description

The 'ABT573C contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Function Table

Inputs			Outputs
\overline{OE}	LE	D	O
L	H	H	H
L	H	L	L
L	L	X	O_0
H	X	X	Z


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

O_0 = Value stored from previous clock cycle

Logic Diagram



TL/F/11548-3

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	
Ceramic	-55°C to +175°C
Plastic	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output in the Disabled or Power-Off State in the HIGH State	-0.5V to +5.5V -0.5V to V _{CC}
Current Applied to Output in LOW State (Max)	Twice the rated I _{OL} (mA)

DC Latchup Source Current	-500 mA
Over Voltage Latchup (I/O)	10V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	-40°C to +85°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V
Minimum Input Edge Rate	($\Delta V/\Delta t$)
Data Input	50 mV/ns
Enable Input	20 mV/ns

DC Electrical Characteristics

Symbol	Parameter	ABT573C			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54ABT/74ABT 54ABT 74ABT	2.5 2.0 2.0		V	Min	I _{OH} = -3 mA I _{OH} = -24 mA I _{OH} = -32 mA
V _{OL}	Output LOW Voltage	54ABT 74ABT		0.55 0.55	V	Min	I _{OL} = 48 mA I _{OL} = 64 mA
I _{IH}	Input HIGH Current			5 5	μA	Max	V _{IN} = 2.7V (Note 2) V _{IN} = V _{CC}
I _{BVI}	Input HIGH Current Breakdown Test			7	μA	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current			-5 -5	μA	Max	V _{IN} = 0.5V (Note 2) V _{IN} = 0.0V
V _{ID}	Input Leakage Test		4.75		V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OZH}	Output Leakage Current			50	μA	0 - 5.5V	V _{OUT} = 2.7V; \overline{OE} = 2.0V
I _{OZL}	Output Leakage Current			-50	μA	0 - 5.5V	V _{OUT} = 0.5V; \overline{OE} = 2.0V
I _{OS}	Output Short-Circuit Current			-100	mA	Max	V _{OUT} = 0.0V
I _{CEX}	Output High Leakage Current			50	μA	Max	V _{OUT} = V _{CC}
I _{ZZ}	Bus Drainage Test			100	μA	0.0	V _{OUT} = 5.5V; All Others GND
I _{CCH}	Power Supply Current			50	μA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			30	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current			50	μA	Max	\overline{OE} = V _{CC} All Others at V _{CC} or GND
I _{CCT}	Additional I _{CC} /Input	Outputs Enabled Outputs TRI-STATE Outputs TRI-STATE		2.5 2.5 2.5	mA mA mA	Max	V _I = V _{CC} - 2.1V Enable Input V _I = V _{CC} - 2.1V Data Input V _I = V _{CC} - 2.1V All Others at V _{CC} or GND
I _{CCD}	Dynamic I _{CC} (Note 2)	No Load		0.12	mA/ MHz	Max	Outputs Open \overline{OE} = GND, LE = V _{CC} (Note 1) One Bit Toggling, 50% Duty Cycle

Note 1: For 8 bits toggling, I_{CCD} < 0.8 mA/MHz.

Note 2: Guaranteed but not tested.

DC Electrical Characteristics (SOIC package) (Continued)

Symbol	Parameter	Min	Typ	Max	Units	V _{CC}	Conditions
							C _L = 50 pF, R _L = 500Ω
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.0	V	5.0	T _A = 25°C (Note 1)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.5	-1.2		V	5.0	T _A = 25°C (Note 1)
V _{OHV}	Minimum High Level Dynamic Output Voltage	2.5	3.0		V	5.0	T _A = 25°C (Note 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	2.2	1.8		V	5.0	T _A = 25°C (Note 2)
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.0	0.7	V	5.0	T _A = 25°C (Note 2)

Note 1: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 2: Max number of data inputs (n) switching. n - 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

Note 3: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics: See Section 2 for Waveforms (SOIC and SSOP package)

Symbol	Parameter	74ABTC			54ABTC		74ABTC		Units	Fig. No.
		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A = -55°C to +125°C V _{CC} = 4.5V to 5.5V C _L = 50 pF		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 50 pF			
		Min	Typ	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay D _n to O _n	1.5	2.7	4.5			1.5	4.5	ns	2-3, 5
t _{PHL}		1.5	2.8	4.5			1.5	4.5		
t _{PLH}	Propagation Delay LE to O _n	1.5	3.1	5.0			1.5	5.0	ns	2-3, 5
t _{PHL}		1.5	3.0	5.0			1.5	5.0		
t _{PZH}	Output Enable Time	1.5	3.1	5.3			1.5	5.3	ns	2-4
t _{PZL}		1.5	3.1	5.3			1.5	5.3		
t _{PHZ}	Output Disable Time	1.0	3.6	5.4			1.0	5.4	ns	2-4
t _{PLZ}	Time	1.0	3.4	5.4			1.0	5.4		

AC Operating Requirements: See Section 2 for Waveforms (SOIC and SSOP packages)

Symbol	Parameter	74ABTC			54ABTC		74ABTC		Units	Fig. No.
		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A = -55°C to +125°C V _{CC} = 4.5V to 5.5V C _L = 50 pF		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 50 pF			
		Min	Typ	Max	Min	Max	Min	Max		
f _{toggle}	Max Toggle Frequency	100							MHz	
t _s (H)	Set Time, HIGH	1.5					1.5		ns	2-6
t _s (L)	or LOW D _n to LE	1.5					1.5			
t _h (H)	Hold Time, HIGH	1.0					1.0		ns	2-6
t _h (L)	or LOW D _n to LE	1.0					1.0			
t _w (H)	Pulse Width, LE HIGH	3.0					3.0		ns	2-3

Extended AC Electrical Characteristics: See Section 2 for Waveforms (SOIC package)

Symbol	Parameter	74ABTC		74ABTC		74ABTC		Units	Fig. No.
		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 50 pF 8 Outputs Switching (Note 4)		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 250 pF (Note 5)		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 250 pF 8 Outputs Switching (Note 6)			
		Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay D _n to O _n	1.5	5.2	2.0	6.8	2.0	9.0	ns	2-3, 5
t _{PLH} t _{PHL}	Propagation Delay LE to O _n	1.5	5.5	2.0	7.5	2.0	9.5	ns	2-3, 5
t _{PZH} t _{PZL}	Output Enable Time	1.5	6.2	2.0	8.0	2.0	10.5	ns	2-4
t _{PHZ} t _{PLZ}	Output Disable Time	1.0	5.5	(Note 7)		(Note 7)		ns	2-4

Note 4: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 5: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 6: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 7: The TRI-STATE delay times are dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Skew: See Section 2 (SOIC package) (Note 3)

Symbol	Parameter	74ABTC		74ABTC		Units	Fig. No.
		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 50 pF 8 Outputs Switching (Note 3)		T _A = -40°C to +85°C V _{CC} = 4.5V to 5.5V C _L = 250 pF 8 Outputs Switching (Note 4)			
		Max		Max			
t _{OSHL} (Note 1)	Pin to Pin Skew HL Transitions	1.0		1.5		ns	2-13
t _{OSLH} (Note 1)	Pin to Pin Skew LH Transitions	1.0		1.5		ns	2-13
t _{PS} (Note 5)	Duty Cycle LH-HL Skew	1.4		3.5		ns	2-14
t _{OST} (Note 1)	Pin to Pin Skew LH/HL Transitions	1.5		3.9		ns	2-17
t _{PV} (Note 2)	Device to Device Skew LH/HL Transitions	2.0		4.0		ns	2-20

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}). This specification is guaranteed but not tested.

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).







Note 4: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 5: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

Capacitance


Symbol	Parameter	Typ	Units	Conditions ($T_A = 25^\circ\text{C}$)
C_{IN}	Input Capacitance	5	pF	$V_{CC} = 0\text{V}$
C_{OUT} (Note 1)	Output Capacitance	9	pF	$V_{CC} = 5.0\text{V}$

Note 1: C_{OUT} is measured at frequency $f = 1\text{ MHz}$ per MIL-STD-883B, Method 3012.




Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.

T_{SET LOW} vs Temperature (T_A), C_L = 50 pF, 1 Output Switching, Data to LE




TL/F/11548-16

T_{SET HIGH} vs Temperature (T_A), C_L = 50 pF, 1 Output Switching, Data to LE




TL/F/11548-17

T_{HOLD HIGH} vs Temperature (T_A), C_L = 50 pF, 1 Output Switching, Data to LE




TL/F/11548-18

T_{HOLD LOW} vs Temperature (T_A), C_L = 50 pF, 1 Output Switching, Data to LE




TL/F/11548-19

T_{PLH} vs Temperature (T_A), C_L = 50 pF, 8 Outputs Switching, Data to Output




TL/F/11548-20

T_{PHL} vs Temperature (T_A), C_L = 50 pF, 8 Outputs Switching, Data to Output




TL/F/11548-21

T_{PZH} vs Temperature (T_A), C_L = 50 pF, 8 Outputs Switching, OE to Output



TL/F/11548-22


T_{PZL} vs Temperature (T_A), C_L = 50 pF, 8 Outputs Switching, OE to Output



TL/F/11548-23


Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.

TPHZ vs Temperature (T_A), $C_L = 50$ pF, 8 Outputs Switching, \overline{OE} to Output




TL/F/11548-24

TPLZ vs Temperature (T_A), $C_L = 50$ pF, 8 Outputs Switching, \overline{OE} to Output




TL/F/11548-25

TPLH vs Load Capacitance $T_A = 25^\circ\text{C}$, 1 Output Switching, Data to Output




TL/F/11548-26

TPHL vs Load Capacitance $T_A = 25^\circ\text{C}$, 1 Output Switching, Data to Output




TL/F/11548-27

TPLH vs Load Capacitance $T_A = 25^\circ\text{C}$, 8 Outputs Switching, Data to Output




TL/F/11548-28

TPHL vs Load Capacitance $T_A = 25^\circ\text{C}$, 8 Outputs Switching, Data to Output




TL/F/11548-29

TPZH vs Load Capacitance $T_A = 25^\circ\text{C}$, 8 Outputs Switching, \overline{OE} to Output



TL/F/11548-30


TPZL vs Load Capacitance $T_A = 25^\circ\text{C}$, 8 Outputs Switching, \overline{OE} to Output




TL/F/11548-31

Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.


**T_{PLH} vs Temperature (T_A), $C_L = 50$ pF,
1 Output Switching, LE to Output**




**T_{PHL} vs Temperature (T_A), $C_L = 50$ pF,
1 Output Switching, LE to Output**




**T_{PLH} vs Temperature (T_A), $C_L = 50$ pF,
8 Outputs Switching, LE to Output**




**T_{PHL} vs Temperature (T_A), $C_L = 50$ pF,
8 Outputs Switching, LE to Output**



**T_{PLH} and T_{PHL} vs Number Outputs Switching,
 $C_L = 50$ pF, $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$,
Outputs In Phase Data to Output**



**Typical I_{CC} vs Output Switching Frequency,
 $C_L = 0$ pF, $V_{CC} = V_{IH} = 5.5\text{V}$, LE = GND,
1 Output Switching at 50% Duty Cycle, Data to Output,
Transparent Mode with Unused Data Inputs = V_{IH}**



Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.