SCES276B - JUNE 1999 - REVISED MARCH 2000

 Member of the Texas Instruments Widebus™ Family 	DGG OR DL PACKAGE (TOP VIEW)	
 EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process 	10E 1 48 20E 1Y1 2 47 1A1	
 Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1Y2 3 46 1A2 GND 4 45 GND	
 Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C 	1Y3	
 I_{off} and Power-Up 3-State Support Hot Insertion 	V _{CC} 7 42 V _{CC} 2Y1 8 41 2A1	
 Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC}) 	2Y2	
 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 	2Y4	
 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101) 	GND	
 Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	V _{CC} 18 31 V _{CC} 4Y1 19 30 4A1 4Y2 20 29 4A2 GND 21 28 GND	
description	4Y3 [22 27] 4A3 4Y4 [23 26] 4A4	
This 16-bit buffer/driver is designed for 3-V to 3.6-V V_{CC} operation.	4 0 E [24 25] 3 0 E	

The SN74LVCZ16240A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN74LVCZ16240A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments



FUNCTION TABLE (each 4-bit buffer)

INPU	JTS	OUTPUT
OE	Α	Υ
L	Н	L
L	L	Н
Н	Χ	Z


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance or power-off state, V _O	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	70°C/W
DL package	63°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74LVCZ16240A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES276B - JUNE 1999 - REVISED MARCH 2000

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
VCC	Supply voltage		3	3.6	V
VIH	High-level input voltage VCC	= 3 V to 3.6 V	2		V
V _{IL}	Low-level input voltage VCC	= 3 V to 3.6 V		0.8	V
V _I	Input voltage		0	5.5	V
\/o	Output voltage High	or low state	0	VCC	V
Vo	3-stat	te	0	5.5	
loh	High-level output current VCC	= 3 V		-24	mA
l _{OL}	Low-level output current V _{CC}	= 3 V		24	mA
Δt/Δν	Input transition rise or fall rate			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		150		μs/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT	
	I _{OH} = -100 μA		3 V to 3.6 V	V _{CC} -0.2				
Voн	I _{OH} = -12 mA		3 V	2.4			V	
	I _{OH} = -24 mA		3 V	2.2				
	I _{OL} = 100 μA		3 V to 3.6 V			0.2		
V _{OL}	I _{OL} = 12 mA		3 V			0.4	V	
	I _{OL} = 24 mA		3 V			0.55		
l _l	V _I = 0 to 5.5 V		3.6 V			±5	μΑ	
l _{off}	V _I or V _O = 5.5 V		0			±5	μΑ	
loz	V _O = 0 to 5.5 V		3.6 V			±5	μΑ	
lozpu	$V_O = 0.5 \text{ to } 2.5 \text{ V},$	OE = don't care	0 to 1.5 V			±5	μΑ	
lozpd	$V_O = 0.5 \text{ to } 2.5 \text{ V},$	OE = don't care	1.5 V to 0			±5	μΑ	
	$V_I = V_{CC}$ or GND	IO = 0	3.6 V		100			
lcc	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\ddagger}$					100	μΑ	
ΔlCC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			100	μΑ	
Ci	$V_I = V_{CC}$ or GND		3.3 V		4.5		pF	
Co	$V_O = V_{CC}$ or GND		3.3 V		6		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	
^t pd	A or B	B or A	1	4.2	ns
^t en	ŌE	A or B	1.5	4.7	ns
^t dis	ŌĒ	A or B	1.5	5.9	ns




[‡] This applies in the disabled state only.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	TYP	UNIT	
Cpd	C. J. Down dissipation conscitance now buffer/driver	Outputs enabled	f = 10 MHz	31	рF
Cpd Power dissipation capacitance per buffer/driver	Outputs disabled	1 = 10 MH2	3.5	pr	

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated