

December 1997


Fast CMOS 16-Bit Registered Transceiver

Features

- Advanced 0.6 micron CMOS Technology
- 5V Tolerant Inputs and Outputs
- Supports Live Insertion of PCBs
- 2.0V to 3.6V V_{CC} Supply Range
- Balanced 24mA Output Drive
- Low Ground Bounce Outputs
- ESD Protection Exceeds 2000V, HBM; 200V, MM
- Functionally Compatible with FCT3, LVC, LVT, and 74 Series Logic Families

Pinout

CD74LCX16652 (SSOP, TSSOP)
TOP VIEW



Description

The CD74LCX16652 is a 16-bit registered transceiver organized as two independent 8-bit bus transceivers. It is designed with Three-State D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Each 8-bit transceiver utilizes the enable controls (χ OEAB and χ OEBA) to control the transceiver functions. The Select (χ SAB and χ SBA) control pins are used to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input level selects real-time data and a high selects stored data.


The CD74LCX16652 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74LCX16652MT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74LCX16652SM	-40 to 85	56 Ld SSOP	M56.300-P

NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Functional Block Diagram




TRUTH TABLE (NOTE 1)

FUNCTION/OPERATION	INPUTS						DATA I/O	
	$\overline{x}OEAB$	$\overline{x}OEBA$	$\overline{x}CLKAB$	$\overline{x}CLKBA$	$\overline{x}SAB$	$\overline{x}SBA$	$\overline{x}A_x$	$\overline{x}B_x$
Isolation	L	H	H or L	H or L	X	X	Input	Input
Store A and B Data	L	H	↑	↑	X	X	Input	Input
Store A, Hold B	X	H	↑	H or L	X	X	Input	Unspecified (Note 2)
Store A in Both Registers	H	H	↑	↑	X (Note 3)	X	Input	Output
Hold A, Store B	L	X	H or L	↑	X	X	Unspecified (Note 2)	Input
Store B in Both Registers	L	L	↑	↑	X	X (Note 3)	Output	Input
Real Time B Data to A Bus	L	L	X	X	X	L	Output	Input
Stored B Data to A Bus	L	L	X	H or L	X	H	Output	Input
Real Time A Data to B Bus	H	H	X	X	L	X	Input	Output
Stored A Data to B Bus	H	H	H or L	X	H	X	Input	Output
Stored A Data to B Bus and Stored B Data to A Bus	H	L	H or L	H or L	H	H	Output	Output


NOTES:

1. H = High Voltage Level
L = Low Voltage Level
X = Don't Care
↑ = LOW-to-HIGH transition
2. The data output functions may be enabled or disabled by various signals at the $\overline{x}OEAB$ or $\overline{x}OEBA$ inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
3. Select control = L: clocks can occur simultaneously.
Select control = H: clocks must be staggered in order to load both registers.




\overline{xOEAB} \overline{xOEBA} $xCLKAB$ $xCLKBA$ $xSAB$ $xSBA$
 L L X X X L

FIGURE 1. REAL-TIME TRANSFER BUS B TO A




\overline{xOEAB} \overline{xOEBA} $xCLKAB$ $xCLKBA$ $xSAB$ $xSBA$
 H H X X L X

FIGURE 2. REAL-TIME TRANSFER BUS A TO B



\overline{xOEAB} \overline{xOEBA} $xCLKAB$ $xCLKBA$ $xSAB$ $xSBA$
 X H ↑ X X X
 L X X ↑ X X
 L H ↑ ↑ X X

FIGURE 3. STORAGE FROM A AND/OR B



\overline{xOEAB} \overline{xOEBA} $xCLKAB$ $xCLKBA$ $xSAB$ $xSBA$
 H L H or L H or L H H

FIGURE 4. TRANSFER STORES DATA TO A AND/OR B

Pin Descriptions

PIN NAME	DESCRIPTION
xAx	Data Register A Inputs Data Register B Outputs
xBx	Data Register B Inputs Data Register A Outputs
$xCLKAB, xCLKBA$	Clock Pulse Inputs
$xSAB, xSBA$	Output Data Source Select Inputs
$\overline{xOEAB}, \overline{xOEBA}$	Output Enable Inputs
GND	Ground
V_{CC}	Power

CD74LCX16652

Switching Specifications Over Operating Range

PARAMETER	SYMBOL	TEST CONDITIONS	V _{CC} = 3.3V ±0.3V		V _{CC} = 2.7V		UNITS
			MIN	MAX	MIN	MAX	
Propagation Delay, Bus to Bus	t _{PHL} , t _{PLH}	C _L = 50pF, R _L = 500Ω	1.5	5.7	1.5	6.2	ns
Output Enable Time, xOEAB or xOEBA to Bus	t _{PZL} , t _{PZH}		1.5	7.0	1.5	8.0	ns
Output Disable Time, xOEAB or xOEBA to Bus	t _{PHZ} , t _{PLZ}		1.5	6.5	1.5	7.0	ns
Propagation Delay, Clock to Bus	t _{PHL} , t _{PLH}		1.5	6.2	1.5	7.0	ns
Propagation Delay, xSBA to sSAB to Bus	t _{PLH} , t _{PHL}		1.5	6.5	1.5	7.0	ns
Setup Time, HIGH or LOW, Bus to Clock	t _{SU}		2.5	-	2.5	-	ns
Hold Time HIGH or LOW, Bus to Clock	t _H		1.5	-	1.5	-	ns
Clock Pulse Width, HIGH or LOW (Note 12)	t _W		3.0	-	3.0	-	ns
Output Skew (Note 13)	t _{SK(O)}		-	1.0	-	-	ns


Dynamic Switching Characteristics T_A = 25°C

PARAMETER	SYMBOL	(NOTE 14) TEST CONDITIONS	TYP	UNITS
Dynamic LOW Peak Voltage	V _{OLP}	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V	0.8	V
Dynamic LOW Valley Voltage	V _{OLV}	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V	0.8	V

NOTES:

5. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
6. Typical values are at V_{CC} = 3.3V, 25°C ambient and maximum loading.
7. Per TTL driven input; all other inputs at V_{CC} or GND.
8. This parameter is determined by device characterization but is not production tested.
9. C_{PD} determines the no-load dynamic power consumption per latch. It is obtained by the following relationship:
P_D (total power per latch) = V_{CC}² f_i (C_{PD} + C_L) where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply range.
10. See test circuit and waveforms.
11. Minimum limits are guaranteed but not tested on Propagation Delays.
12. This parameter is guaranteed but not production tested.
13. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
14. Measured with n-1 outputs switching from High-to-Low or Low-to-High. The remaining output is measured in the LOW state.

Test Circuits and Waveforms



NOTE:

15. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_{OUT} \leq 50\Omega$;
 $t_f, t_r \leq 2.5\text{ns}$.

FIGURE 5. TEST CIRCUIT




FIGURE 6. SETUP, HOLD, AND RELEASE TIMING

SWITCH POSITION	
TEST	SWITCH
$t_{PLZ}, t_{PZL}, \text{Open Drain}$	6V
t_{PHZ}, t_{PZH}	GND
t_{PLH}, t_{PHL}	Open

DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.

R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.




FIGURE 7. PULSE WIDTH




FIGURE 8. ENABLE AND DISABLE TIMING





FIGURE 9. PROPAGATION DELAY

Thin Shrink Small Outline Plastic Packages (TSSOP)



M56.240-P
56 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE


SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.041	0.047	1.05	1.20	-
A1	0.002	0.006	0.05	0.15	-
B	0.007	0.010	0.178	0.254	-
C	0.004	0.008	0.102	0.203	-
D	0.547	0.555	13.90	14.09	1
E	0.236	0.244	6.00	6.19	2
e	0.0197 BSC		0.50 BSC		-
H	0.307	0.330	7.80	8.38	-
L	0.020	0.030	0.51	0.76	3
N	56		56		4
α	0°	8°	0°	8°	-

Rev. 0 6/96

NOTES:

1. Dimension "D" does not include mold flash, protrusions or gate burrs.
2. Dimension "E" does not include interlead flash or protrusions.
3. "L" is the length of terminal for soldering to a substrate.
4. "N" is the number of terminal positions.
5. Terminal numbers are shown for reference only.
6. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

Shrink Small Outline Plastic Packages (SSOP)



M56.300-P
56 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.096	0.108	2.44	2.74	-
A1	0.008	0.016	0.20	0.41	-
A2	0.088	0.092	2.24	2.34	-
B	0.008	0.0135	0.20	0.34	-
C	0.005	0.010	0.13	0.25	-
D	0.720	0.730	18.29	18.54	2
E	0.291	0.299	7.39	7.59	3
e	0.025 BSC		0.635 BSC		-
H	0.395	0.415	10.03	10.54	-
h	0.015	0.025	0.381	0.635	-
L	0.020	0.040	0.51	1.01	4
N	56		56		5
α	0°	8°	0°	8°	-

Rev. 0 5/96

NOTES:

1. These package dimensions are within allowable dimensions of JECEC MO-118-AB, Issue B.
2. Dimension "D" does not include mold flash, protrusions or gate burrs.
3. Dimension "E" does not include interlead flash or protrusions.
4. "L" is the length of terminal for soldering to a substrate.
5. "N" is the number of terminal positions.
6. Terminal numbers are shown for reference only.
7. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.