


CD54/74HC138, CD54/74HCT138 CD54/74HC238, CD54/74HCT238

High-Speed CMOS Logic



3-to-8 Line Decoder/Demultiplexer Inverting and Non-Inverting

Type Features:

- Select one of eight data output [active LOW for 138, active HIGH for 238]
- I/O port or memory selector
- 3 Enable Inputs to simplify cascading
- Typical propagation delay of 13ns @ $V_{cc} = 5 V, C_L = 15 pF, T_A = +25^\circ C$

FUNCTIONAL DIAGRAM

The RCA-CD54/74HC138,238 and CD54/74HCT138,238 are high speed silicon gate CMOS decoders well suited to memory address decoding or data routing applications. Both circuits feature low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic. Both circuits have 3 binary select inputs ($A_0, A_1,$ and A_2). If the device is enabled these inputs determine which one of the eight normally high outputs of the HC/HCT138 series will go low or which of the normally low outputs of the HC/HCT238 series will go high.

Two active low and one active high enables ($\bar{E}_1, \bar{E}_2,$ and E_3) are provided to ease the cascading of decoders. The decoder's outputs can drive 10 low power Schottky TTL equivalent loads.

The CD54HC138,238 and CD54HCT138,238 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC138,238 and CD74HCT138,238 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout [Over Temperature Range]:
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+85^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%, N_{IH} = 30\%$ of V_{CC} @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}




Fig. 1 — Logic Diagram for HC/HCT 138

92CS-369-12

CD54/74HC138, CD54/74HCT138 CD54/74HC238, CD54/74HCT238




Fig. 2 — Logic Diagram for HC/HCT 238

TRUTH TABLE
CD54/74HC138, CD54/74HCT138

INPUTS						OUTPUTS							
ENABLE			ADDRESS										
E3	$\bar{E}2$	$\bar{E}1$	A2	A1	A0	$\bar{Y}0$	$\bar{Y}1$	$\bar{Y}2$	$\bar{Y}3$	$\bar{Y}4$	$\bar{Y}5$	$\bar{Y}6$	$\bar{Y}7$
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	L	H	H	H	L	H	H	H	H	H
H	L	L	L	H	L	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	H	H	L	H	H	H
H	L	L	L	H	H	H	H	H	H	H	L	H	H
H	L	L	H	H	H	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

H = High level, L = low level, X = don't care

TRUTH TABLE
CD54/74HC238, CD54/74HCT238

INPUTS						OUTPUTS							
ENABLE			ADDRESS										
E3	$\bar{E}2$	$\bar{E}1$	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	L	L	L	L	L	L	L	L
L	X	X	X	X	X	L	L	L	L	L	L	L	L
X	H	X	X	X	X	L	L	L	L	L	L	L	L
H	L	L	L	L	L	H	L	L	L	L	L	L	L
H	L	L	L	L	H	L	H	L	L	L	L	L	L
H	L	L	L	H	L	L	L	H	L	L	L	L	L
H	L	L	L	H	H	L	L	L	L	H	L	L	L
H	L	L	L	H	H	L	L	L	L	L	H	L	L
H	L	L	H	H	L	L	L	L	L	L	L	H	L
H	L	L	H	H	H	L	L	L	L	L	L	L	H

H = High level, L = low level, X = don't care

CD54/74HC138, CD54/74HCT138 CD54/74HC238, CD54/74HCT238

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):
(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):
For $T_A = -40$ to $+60^\circ$ C (PACKAGE TYPE E) 500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H) 500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M) 400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):
PACKAGE TYPE F, H -55 to $+125^\circ$ C
PACKAGE TYPE E, M -40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ$ C


LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ$ C
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)
with solder contacting lead tips only $+300^\circ$ C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package Temperature Range) V_{CC}^* CD54/74HC Types CD54/74HCT Types	2 4.5	6 5.5	V V
DC Input or Output Voltage V_{in}, V_{out}	0	V_{CC}	V
Operating Temperature T_A : CD74 Types CD54 Types	-40 -55	+85 +125	$^\circ$ C $^\circ$ C
Input Rise and Fall Times t_r, t_f at 2 V at 4.5 V at 6 V	0 0 0	1000 500 400	ns ns ns

*Unless otherwise specified, all voltages are referenced to Ground.



92CS 35809

**TERMINAL ASSIGNMENT FOR HC/HCT138
FOR HC/HCT238 ALL Y's ARE Y's**

CD54/74HC138, CD54/74HCT138 CD54/74HC238, CD54/74HCT238

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC138/238, CD54HC138/238										CD74HCT138/238, CD54HCT138/238										UNITS	
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V _i V	I _o mA	V _{cc} V	+25°C			-40/ +85°C		-55/ +125°C			V _i V	V _{cc} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Max	Min	Max	Min	Max		
High-Level Input Voltage V _{ih}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage V _{il}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	—										
			6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{oh}	V _{ih} or CMOS Loads	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _i or V _{ih}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	V	
			4.5	4.4	—	—	4.4	—	4.4	—	or	4.5	3.98	—	—	3.84	—	3.7	—	—	V	
			6	5.9	—	—	5.9	—	5.9	—	V _{ih}	—	—	—	—	—	—	—	—	—	V	
TTL Loads	V _{ih} or V _{ih}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	or V _{ih}	4.5	3.98	—	—	3.84	—	3.7	—	—	V	
Low-Level Output Voltage V _{ol}	V _{ih} or CMOS Loads	0.02	2	—	—	0.1	—	0.1	—	0.1	V _i or V _{ih}	4.5	—	—	0.1	—	0.1	—	0.1	—	V	
			4.5	—	—	0.1	—	0.1	—	0.1	or	4.5	—	—	0.1	—	0.1	—	0.1	—	V	
			6	—	—	0.1	—	0.1	—	0.1	V _{ih}	—	—	—	—	—	—	—	—	—	V	
TTL Loads	V _{ih} or V _{ih}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V _i or V _{ih}	4.5	—	—	0.26	—	0.33	—	0.4	—	V	
Input Leakage Current I _i	V _{cc} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	µA	
Quiescent Device Current I _{cc}	V _{cc} or Gnd	0	6	—	—	8	—	80	—	160	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	—	µA	
Additional Quiescent Device Current per input pin, 1 unit load ΔI _{cc} *											V _{cc} -2.1 to 5.5	4.5 to 5.5	—	100	360	—	450	—	490	—	µA	

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
A0-A2	1.5
E1, E2	1.25
E3	1

*Unit Load is ΔI_{cc} limit specified in Static Characteristic Chart.
e.g., 360 µA max @ 25°C.

CD54/74HC138, CD54/74HCT138 CD54/74HC238, CD54/74HCT238

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25° C, C_L = 15 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	Typical		
		HC	HCT	Unit
Propagation Delay, Address to Output Y (C _L =15 pF) (Fig. 3)	t _{PLH} t _{PHL}	13	14	ns
Power Dissipation Capacitance*	*C _{PD}	67	67	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

$$PD = V_{CC}^2 f_i (C_{PD} + C_L) \text{ where } f_i = \text{input frequency}$$

C_L = output load capacitance

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	TEST CONDITIONS V _{CC} (V)	+25° C				-40° C to +85° C				-55° C to +125° C				UNITS
		HC		HCT		74HC		74HCT		54HC		54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Address to Output (Fig. 3)	2 4.5 6	—	150 30 26	—	— 35 —	—	190 38 33	—	— 44 —	—	225 45 38	—	— 53 —	ns
Propagation Delay, Enable to Output (Fig. 3) HC/HCT138	2 4.5 6	—	150 30 26	—	— 35 —	—	190 38 33	—	— 44 —	—	225 45 38	—	— 53 —	ns
Propagation Delay Enable to Output (Fig. 4) HC/HCT238	2 4.5 6	—	175 35 30	—	— 40 —	—	220 44 37	—	— 50 —	—	265 53 45	—	— 60 —	ns
Output Transition Times	2 4.5 6	—	75 15 13	—	— 15 —	—	95 19 16	—	— 19 —	—	110 22 19	—	— 22 —	ns
Input Capacitance	C _I	—	10	—	10	—	10	—	10	—	10	—	10	pF




Fig. 3 — Transition times and propagation delay times.

	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3V
V _S	50% V _{CC}	1.3V




Fig. 4 — Transition times and propagation delay times.

	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3V
V _S	50% V _{CC}	1.3V