

# 16-bit D-type transparent latch; (3-State)

# 74LVCH16373

## FEATURES

- Wide supply voltage range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- MULTIBYTE™ flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bushold
- Output drive capability 50Ω transmission lines @ 85°C


## DESCRIPTION

The 74LVCH16373 is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. One latch enable (LE) input and one output enable (OE) are provided for each octal.

The 74LVCH16373 consists of 2 sections of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the Dn inputs enter the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When OE is LOW, the contents of the eight latches are available at the outputs. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

## PIN CONFIGURATION



## ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	-40°C to +85°C	74LVCH16373 DL	VCH16373 DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVCH16373 DGG	VCH16373 DGG	SOT362-1

## QUICK REFERENCE DATA

GND = 0V; T<sub>amb</sub> = 25°C; t<sub>r</sub> = t<sub>f</sub> ≤ 2.5ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay Dn to Qn; LE to Qn	C <sub>L</sub> = 50pF V <sub>CC</sub> = 3.3V	3.0 3.0	ns
C <sub>I</sub>	Input capacitance		5.0	pF
C <sub>PD</sub>	Power dissipation capacitance per latch	V <sub>I</sub> = GND to V <sub>CC</sub> <sup>1</sup>	25	pF

### NOTES:

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):  
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:  
 f<sub>i</sub> = input frequency in MHz; C<sub>L</sub> = output load capacity in pF;  
 f<sub>o</sub> = output frequency in MHz; V<sub>CC</sub> = supply voltage in V;  
 $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.


# 16-bit D-type transparent latch; (3-State)

74LVCH16373


## PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	1OE	Output enable input (active LOW)
2, 3, 5, 6, 8, 9, 11, 12	1Q0 to 1Q7	Data inputs/outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V <sub>CC</sub>	Positive supply voltage
13, 14, 16, 17, 19, 20, 22, 23	2Q0 to 2Q7	Data inputs/outputs
24	2OE	Output enable input (active LOW)
25	2LE	Latch enable input (active HIGH)
36, 35, 33, 32, 30, 29, 27, 26	2D0 to 2D7	Data inputs
47, 46, 44, 43, 41, 40, 38, 37	1D0 to 1D7	Data inputs
48	1LE	Latch enable input (active HIGH)

## LOGIC SYMBOL



## LOGIC DIAGRAM



## FUNCTION TABLE (per section of eight bits)


OPERATING MODES	INPUTS			INTERNAL LATCHES	OUTPUTS
	OE	LE	D <sub>n</sub>		Q0 to Q7
enable and read register (transparent mode)	L	H	L	L	L
	L	H	H	H	H
latch and read register	L	L	l	L	L
	L	L	h	H	H
latch register and disable outputs	H	L	l	L	Z
	H	L	h	H	Z

H = HIGH voltage level  
 h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition  
 L = LOW voltage level  
 l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition  
 X = don't care  
 Z = high impedance OFF-state


# 16-bit D-type transparent latch; (3-State)

74LVCH16373

## LOGIC SYMBOL (IEEE/IEC)



## BUSHOLD CIRCUIT



## ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134)  
 Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
$V_{CC}$	DC supply voltage		-0.5 to +4.6	V
$I_{IK}$	DC input diode current	$V_I < 0$	-50	mA
$V_I$	DC input voltage	For control pins only <sup>3</sup>	-0.5 to +5.5	V
$V_I$	DC input voltage	For data inputs only <sup>3</sup>	-0.5 to $V_{CC} + 0.5$	V
$I_{OK}$	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	± 50	mA
$V_{OUT}$	DC output voltage	Note 3	-0.5 to $V_{CC} + 0.5$	V
$I_{OUT}$	DC output source or sink current	$V_O = 0$ to $V_{CC}$	± 50	mA
$I_{GND}, I_{CC}$	DC $V_{CC}$ or GND current		± 100	mA
$T_{stg}$	Storage temperature range		-60 to +150	°C
$P_{TOT}$	Power dissipation per package -plastic medium-shrink SO (SSOP) -plastic mini-pack (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

### NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 16-bit D-type transparent latch; (3-State)

74LVCH16373

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN.	MAX.	
$V_{CC}$	DC supply voltage (for max. speed performance)		2.7	3.6	V
$V_{CC}$	DC supply voltage (for low-voltage applications)		1.2	3.6	V
$V_I$	DC Input voltage range	Data inputs only	0	$V_{CC}$	V
$V_I$	DC Input voltage range	Data inputs only	0	5.5	V
$V_O$	DC output voltage range		0	$V_{CC}$	V
$T_{amb}$	Operating free-air temperature range		-40	+85	°C
$t_r, t_f$	Input rise and fall times	$V_{CC} = 1.2$ to $2.7V$ $V_{CC} = 2.7$ to $3.6V$	0	20 10	ns/V

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Temp = -40°C to +85°C			
			MIN	TYP <sup>1</sup>	MAX	
$V_{IH}$	HIGH level input voltage	$V_{CC} = 1.2V$	$V_{CC}$			V
		$V_{CC} = 2.7$ to $3.6V$	2.0			
$V_{IL}$	LOW level input voltage	$V_{CC} = 1.2V$			GND	V
		$V_{CC} = 2.7$ to $3.6V$			0.8	
$V_{OH}$	HIGH level output voltage	$V_{CC} = 2.7; V_I = V_{IH}$ or $V_{IL}; I_O = -12mA$	$V_{CC}-0.5$			V
		$V_{CC} = 3.0V; V_I = V_{IH}$ or $V_{IL}; I_O = -100\mu A$	$V_{CC}-0.2$	$V_{CC}$		
		$V_{CC} = 3.0V; V_I = V_{IH}$ or $V_{IL}; I_O = -24mA$	$V_{CC}-1.0$			
$V_{OL}$	LOW level output voltage	$V_{CC} = 2.7V; V_I = V_{IH}$ or $V_{IL}; I_O = 12mA$			0.4	V
		$V_{CC} = 3.0V; V_I = V_{IH}$ or $V_{IL}; I_O = 100\mu A$			0.2	
		$V_{CC} = 3.0V; V_I = V_{IH}$ or $V_{IL}; I_O = 24mA$			0.55	
$I_I$	Input leakage current	$V_{CC} = 3.6V; V_I = 5.5V$ or GND	Control pins	$\pm 0.1$	$\pm 5$	$\mu A$
		$V_{CC} = 3.6V; V_I = V_{CC}$ or GND	Data input pins <sup>2</sup>		$\pm 0.1$	
$I_{IHZ}/I_{ILZ}$	Input current for common I/O pins	$V_{CC} = 3.6V; V_I = V_{CC}$ or GND		$\pm 0.1$	$\pm 15$	$\mu A$
$I_{OZ}$	3-State output OFF-state current	$V_{CC} = 3.6V; V_I = V_{IH}$ or $V_{IL}; V_O = V_{CC}$ or GND		0.1	$\pm 10$	$\mu A$
$I_{CC}$	Quiescent supply current	$V_{CC} = 3.6V; V_I = V_{CC}$ or GND; $I_O = 0$		0.2	40	$\mu A$
$\Delta I_{CC}$	Additional quiescent supply current per control pin	$V_{CC} = 2.7V$ to $3.6V; V_I = V_{CC} - 0.6V; I_O = 0$		5	500	$\mu A$
$\Delta I_{CC}$	Additional quiescent supply current per data I/O pin	$V_{CC} = 2.7V$ to $3.6V; V_I = V_{CC} - 0.6V; I_O = 0$		150	750	$\mu A$
$I_{BHL}$	Bus hold LOW sustaining current	$V_{CC} = 3.0V; V_I = 0.8V^{2,3}$	75			$\mu A$
$I_{BHH}$	Bus hold HIGH sustaining current	$V_{CC} = 3.0V; V_I = 2.0V^{2,3}$	-75			$\mu A$
$I_{BHLO}$	Bus hold LOW overdrive current	$V_{CC} = 3.6V^{2,4}$	450			$\mu A$
$I_{BHHO}$	Bus hold HIGH overdrive current	$V_{CC} = 3.6V^{2,4}$	-450			$\mu A$

## NOTES:

1. All typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25^\circ C$ .
2. For data inputs only, control inputs do not have a bus hold circuit.
3. The specified sustaining current at the data input holds the input below the specified  $V_I$  level.
4. The specified overdrive current at the data input forces the data input to the opposite logic input state.

## 16-bit D-type transparent latch; (3-State)

74LVCH16373

**AC CHARACTERISTICS**GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{\text{amb}} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	LIMITS						UNIT
			$V_{CC} = 3.3V \pm 0.3V$			$V_{CC} = 2.7V$		$V_{CC} = 1.2V$	
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	MAX	
$t_{PHL}$ $t_{PLH}$	Propagation delay Dn to Qn	1, 5		3.1	5.5		6.5	17.6	ns
$t_{PHL}$ $t_{PLH}$	Propagation delay LE to Qn	2, 5		3.1	5.5		6.5		ns
$t_{PZH}$ $t_{PZL}$	3-State output enable time OE to Qn	3, 5		3.6	6.5		7.5		ns
$t_{PHZ}$ $t_{PLZ}$	3-State output disable time OE to Qn	3, 5		3.4	6.0		6.5		ns
$t_W$	LE pulse width HIGH	2	4.0			5.0			ns
$t_{SU}$	Set-up time Dn to LE	4	2.0			2.5			ns
$t_H$	hold time Dn to LE	4	1.5			2.0			ns

**NOTE:**


1. All typical values are at  $V_{CC} = 3.3V$  and  $T_{\text{amb}} = 25^\circ\text{C}$ .

# 16-bit D-type transparent latch; (3-State)


74LVCH16373

## AC WAVEFORMS


$V_M = 1.5V$  at  $V_{CC} \geq 2.7V$ ;  $V_M = 0.5 V_{CC}$  at  $V_{CC} < 2.7V$ .  
 $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.  
 $V_X = V_{OL} + 0.3V$  at  $V_{CC} \geq 2.7V$ ;  $V_X = V_{OL} + 0.1 V_{CC}$  at  $V_{CC} < 2.7V$   
 $V_Y = V_{OH} - 0.3V$  at  $V_{CC} \geq 2.7V$ ;  $V_Y = V_{OH} - 0.1 V_{CC}$  at  $V_{CC} < 2.7V$




Waveform 1. Waveforms showing the input (Dn) to output (Qn) propagation delays



Waveform 4. Waveforms showing the data set-up and hold times for the Dn input to the LE input




Waveform 2. Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output (Qn) propagation delays



Waveform 3. Waveforms showing the 3-State enable and disable times

## TEST CIRCUIT



Waveform 5. Load circuitry for switching times