

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## 74HC/HCT533

Octal D-type transparent latch;  
3-state; inverting

Product specification  
File under Integrated Circuits, IC06

December 1990

# Octal D-type transparent latch; 3-state; inverting

## 74HC/HCT533

### FEATURES

- 3-state inverting outputs for bus oriented applications
- Common 3-state output enable input
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT533 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT533 are octal D-type transparent latches featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable ( $\overline{OE}$ ) input are common to all latches.

The "533" consists of eight D-type transparent latches with 3-state inverting outputs. When LE is HIGH, data at the D<sub>n</sub> inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE.

When  $\overline{OE}$  is LOW, the contents of the 8 latches are available at the outputs.

When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the latches.

The "533" is functionally identical to the "373", "563" and "573", but the "373" and "573" have non-inverted outputs and the "563" and "573" have a different pin arrangement.

### QUICK REFERENCE DATA

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V			
	D <sub>n</sub> to $\overline{Q}_n$		14	16	ns
	LE to $\overline{Q}_n$		18	19	ns
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	34	34	pF

### Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

∑ (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> – 1.5 V

### ORDERING INFORMATION




See "74HC/HCT/HCU/HCMOS Logic Package Information".

Octal D-type transparent latch; 3-state;  
inverting

74HC/HCT533

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	$\overline{OE}$	3-state output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	$\overline{Q}_0$ to $\overline{Q}_7$	3-state latch outputs
3, 4, 7, 8, 13, 14, 17, 18	$D_0$ to $D_7$	data inputs
10	GND	ground (0 V)
11	LE	latch enable input (active HIGH)
20	$V_{CC}$	positive supply voltage



# Octal D-type transparent latch; 3-state; inverting

74HC/HCT533




Fig.4 Functional diagram.

### FUNCTION TABLE

OPERATING MODES	INPUTS			INTERNAL LATCHES	OUTPUTS $\bar{Q}_0$ TO $\bar{Q}_7$
	$\overline{OE}$	LE	$D_n$		
enable and read register (transparent mode)	L	H	L	L	H
	L	H	H	H	L
latch and read register	L	L	l	L	H
	L	L	h	H	L
latch register and disable outputs	H	X	X	X	Z
	H	X	X	X	Z

### Notes

- H = HIGH voltage level  
h = HIGH voltage level one set-up prior to the HIGH-to-LOW LE transition  
L = LOW voltage level  
l = LOW voltage level one set-up prior to the HIGH-to-LOW LE transition  
X = don't care  
Z = high impedance OFF-state




Fig.5 Logic diagram (one latch).




Fig.6 Logic diagram.

# Octal D-type transparent latch; 3-state; inverting

74HC/HCT533

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: bus driver

I<sub>CC</sub> category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS		
		74HC							V <sub>CC</sub> (V)	WAVEFORMS	
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.				max.
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.7
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>		58 21 17	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig.8
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time OE to Q <sub>n</sub>		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.9
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time OE to Q <sub>n</sub>		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.9
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig.7
t <sub>W</sub>	LE pulse width HIGH	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.8
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	50 10 9	3 1 1		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig.10
t <sub>h</sub>	hold time D <sub>n</sub> to LE	35 7 6	3 1 1		45 9 8		55 11 9		ns	2.0 4.5 6.0	Fig.10

# Octal D-type transparent latch; 3-state; inverting

74HC/HCT533

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: bus driver

I<sub>CC</sub> category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.15
LE	0.30
$\overline{OE}$	0.55

## AC CHARACTERISTICS FOR 74HCT





GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)								UNIT	TEST CONDITIONS		
		74HCT									V <sub>CC</sub> (V)	WAVEFORMS	
		+25			-40 to +85		-40 to +125		min.				max.
		min.	typ.	max.	min.	max.	min.	max.					
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to $\overline{Q_n}$		19	34		43		51	ns	4.5	Fig.7		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to $\overline{Q_n}$		22	38		48		57	ns	4.5	Fig.8		
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time $\overline{OE}$ to $\overline{Q_n}$		19	35		44		53	ns	4.5	Fig.9		
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time $\overline{OE}$ to $\overline{Q_n}$		18	30		38		45	ns	4.5	Fig.9		
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig.7		
t <sub>W</sub>	LE pulse width HIGH	16	5		20		24		ns	4.5	Fig.8		
t <sub>su</sub>	set-up time D <sub>n</sub> to LE	10	3		13		15		ns	4.5	Fig.10		
t <sub>h</sub>	hold time D <sub>n</sub> to LE	8	2		10		12		ns	4.5	Fig.10		

Octal D-type transparent latch; 3-state;  
inverting

74HC/HCT533

AC WAVEFORMS



PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

# Discontinued and withdrawn products, packages, availability and ordering

<u>Type number</u>	<u>North American</u>	<u>Order code (12nc)</u>	<u>marking/packing</u>	<u>package</u>	<u>device status</u>	<u>buy online</u>
	<u>Type number</u>		<a href="#">+ PDF Discretes packing info</a>			
74HC533D		9337 154 80652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT163 (SO20)</a>	<a href="#">Withdrawn</a>	-
		9337 154 80653	Standard Marking * Reel Pack, SMD, 13", CECC	<a href="#">SOT163 (SO20)</a>	<a href="#">Withdrawn</a>	-
74HC533N		9336 706 30652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT146-1 (DIP20)</a>	<a href="#">Withdrawn</a>	-
74HC533U		9338 355 80005	No Marking * Chips on Wafer, Pre-Sawn, On FFC	-	<a href="#">Withdrawn</a>	-
74HCT533D		9337 155 90652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT163 (SO20)</a>	<a href="#">Withdrawn</a>	-
		9337 155 90653	Standard Marking * Reel Pack, SMD, 13", CECC	<a href="#">SOT163 (SO20)</a>	<a href="#">Withdrawn</a>	-
74HCT533N		9336 708 80652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT146-1 (DIP20)</a>	<a href="#">Withdrawn</a>	-
74HCT533U		9338 358 70005	No Marking * Chips on Wafer, Pre-Sawn, On FFC	-	<a href="#">Withdrawn</a>	-

## [Detailed discontinuation information](#)

Please note, devices listed in the "Products, packages, availability and ordering" table marked with "Withdrawn" are not in production anymore. Devices marked with "Discontinued" will not be in production in the near future.

Contact your nearest [sales or distributor office](#) for the latest information on product status and availability.



*Click to return to the available devices:* [➔ INFO](#) [74hc\\_hct533\\_cnv\\_2](#)