SN74LVC240 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS293A - JANUARY 1993 - REVISED JULY 1995

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

В,	DW,	OR	PW	PA	CKA	GE
	(TOP	VIE	:W)		

D

10E [1	U 20] v _{cc}
1A1 🛛 2	19] 2ŎĔ
2Y4 🛚 3] 1Y1
1A2 🛛 4	17	2A4
2Y3 🛮 5	16	1Y2
1A3 🛛 6	15	2A3
2Y2 🛛 7	14] 1Y3
1A4 🛮 8	13] 2A2
2Y1 🛮 9	12	1Y4
GND [10) 11	D 2A1

description

This octal buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC240 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74LVC240 is organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVC240 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each buffer)

INPL	JTS	OUTPUT
ŌĒ	Α	Y
L	Н	L
L	L	н
н	Х	Z


EPIC is a trademark of Texas Instruments Incorporated.

logic symbolt



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, $I_{ K }(V_1 < 0)$	–50 mA
Output clamp current, IOK (VO < 0 or VO > VCC)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through VCC or GND	±100 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DB package 0.6 W
	DW package 1.6 W
	PW package 0.7 W
Operating free-air temperature range, T _A	40°C to 85°C
Storage temperature range, T _{stg}	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those Indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



SCAS293A - JANUARY 1993 - REVISED JULY 1995

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	٧
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
VIL	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	٧
Vį	Input voltage		0	5.5	V
٧o	Output voltage		0	Vcc	٧
lau	High-level output current		-12	mA	
ЮН		V _{CC} = 3 V		-24	
lai	Low-level output current	V _{CC} = 2.7 V		12	
lOL	V _{CC} = 3 V			24	mA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	v _{cc} †	MIN T	P MAX	UNIT
Mana	I _{OH} = -100 μA		MIN to MAX	V _{CC} -0.2		
	lau 10 m4		2.7 V	2.2		v
VOH	IOH = - 12 mA		3 V	2.4		. v
	IOH = -24 mA		3 V	2		
	I _{OL} = 100 μA	DL = 100 μA MIN to MAX		0.2		
VOL	I _{OL} = 12 mA		2.7 V		0.4	٧
	IOL = 24 mA		3 V		0.55	
11	V _I = 5.5 V or GND		3.6 V		±5	μА
loz	VO = VCC or GND		3.6 V		±10	μΑ
lcc	VI = VCC or GND,	IO = 0	3.6 V		20	μА
Δlcc	One input at V _{CC} - 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V		500	μΑ
Ci	VI = VCC or GND		3.3 V		5.5	pF
C _o	Vo = Vcc or GND		3.3 V		5.8	рF

For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V	
	(INFOT)		MIN	MAX	MIN	MAX	L l
^t pd	Α	Y	1.5	7.5		8.5	ns
ten	ÖĒ	Y	1.5	8		9	ns
^t dis	ŌĒ	Y	1.5	7.5		8.5	ns

[‡] All typical values are at VCC = 3.3 V, TA = 25°C.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER			TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	O: 50 -5 4 40 MU-	24	
		Outputs disabled	C _L = 50 pF, f = 10 MHz	2.5	pF

PARAMETER MEASUREMENT INFORMATION TEST S1 500 Ω Open From Output tod Open **Under Test** GND A V tpLZ/tpZL GND tPHZ/tPZH CL = 50 pF 500 Ω (see Note A) 2.7 V LOAD CIRCUIT FOR OUTPUTS 1.5 V Timing input 2.7 V Input 1.5 V . 1.5 V 1.5 V Data Input 0 V ΛV **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION** SETUP AND HOLD TIMES 2.7 V 2.7 V Output Input 1.5 V 1.5 V 1.5 V Control 0 V αV **tPZL tPHL** tpLZ Output Vон Waveform 1 1.5 V 1.5 V Output S1 at 6 V VOL (see Note B) ^tPHZ tpLH **tPHL** ^tPZH Output VOH - 0.3 V VOH VOH Waveform 2 1 K V 1.5 V Output S1 at GND -- VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES **ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

