

**74AC16244**  
**16-BIT BUFFER/LINE DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS120 - D3465, MARCH 1990 - REVISED APRIL 1993

- Member of the Texas Instruments **Widebus™ Family**
- Packaged in Shrink Small-Outline 300-mil Package Using 25-mil Center-to-Center Pin Spacings
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Configuration Minimizes High-Speed Switching Noise
- **EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process**
- 500-mA Typical Latch-Up Immunity at 125°C
- Packaged in Plastic Shrink and Plastic Thin Shrink Small-Outline Packages Using 25-mil Center-to-Center Pin Spacings

#### description

The 74AC16244 is a 16-bit buffer/line driver designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and symmetrical  $\bar{G}$  (active-low) output-enable inputs.

The 74AC16244 is packaged in the TI's shrink small-outline package (SSOP), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 74AC16244 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**DGG OR DL PACKAGE  
(TOP VIEW)**

1 $\bar{G}$	1	48	2 $\bar{G}$
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3	5	44	1A3
1Y4	6	43	1A4
V <sub>CC</sub>	7	42	V <sub>CC</sub>
2Y1	8	41	2A1
2Y2	9	40	2A2
GND	10	39	GND
2Y3	11	38	2A3
2Y4	12	37	2A4
3Y1	13	36	3A1
3Y2	14	35	3A2
GND	15	34	GND
3Y3	16	33	3A3
3Y4	17	32	3A4
V <sub>CC</sub>	18	31	V <sub>CC</sub>
4Y1	19	30	4A1
4Y2	20	29	4A2
GND	21	28	GND
4Y3	22	27	4A3
4Y4	23	26	4A4
4 $\bar{G}$	24	25	3 $\bar{G}$

**FUNCTION TABLE  
(each driver)**

INPUTS		OUTPUT Y
$\bar{G}$	A	
L	H	H
L	L	L
H	X	Z

Widebus and EPIC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.  
 Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1993, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


**74AC16244**

**16-BIT BUFFER/LINE DRIVER**


**WITH 3-STATE OUTPUTS**

SCAS120 - D3465, MARCH 1990 - REVISED APRIL 1993

**logic symbol<sup>†</sup>**



**logic diagram (positive logic)**



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.

74AC16244  
16-BIT BUFFER/LINE DRIVER  
WITH 3-STATE OUTPUTS

SCAS120 - D3465, MARCH 1980 - REVISED APRIL 1983

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	- 0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	- 0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1) .....	- 0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	± 20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	± 50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	± 50 mA
Continuous current through $V_{CC}$ or GND .....	± 400 mA
Storage temperature range .....	- 65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions (see Note 2)**

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage (see Note 3)	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V	2.1		V
		$V_{CC} = 4.5$ V	3.15		
		$V_{CC} = 5.5$ V	3.85		
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V	0.9		V
		$V_{CC} = 4.5$ V	1.35		
		$V_{CC} = 5.5$ V	1.65		
$V_I$	Input voltage	0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		V
$I_{OH}$	High-level output current	$V_{CC} = 3$ V	-4		mA
		$V_{CC} = 4.5$ V	-24		
		$V_{CC} = 5.5$ V	-24		
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V	12		mA
		$V_{CC} = 4.5$ V	24		
		$V_{CC} = 5.5$ V	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10		ns/V
$T_A$	Operating free-air temperature	-40	85		°C

NOTES: 2. Unused or floating inputs should be tied to  $V_{CC}$  through a pullup resistor of approximately 5 kΩ or greater.

3. All  $V_{CC}$  and GND pins must be connected to the proper voltage supply.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

74AC16244

**16-BIT BUFFER/LINE DRIVER  
WITH 3-STATE OUTPUTS**

SCAS120 - D3465, MARCH 1990 - REVISED APRIL 1993

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	3 V	2.9			2.9		V
		4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
		3 V	2.58			2.48		
	I <sub>OH</sub> = -4 mA	4.5 V	3.94			3.8		
		5.5 V	4.94			4.8		
		5.5 V				3.85		
	I <sub>OH</sub> = -24 mA	3 V						
		4.5 V						
	I <sub>OH</sub> = -75 mA†	5.5 V						
V <sub>OL</sub>	I <sub>OL</sub> = -50 µA	3 V		0.1		0.1		V
		4.5 V		0.1		0.1		
		5.5 V		0.1		0.1		
	I <sub>OL</sub> = 12 mA	3 V		0.36		0.44		
		4.5 V		0.36		0.44		
		5.5 V		0.36		0.44		
	I <sub>OL</sub> = 24 mA	5.5 V						
		5.5 V						
	I <sub>OL</sub> = 75 mA†	5.5 V				1.65		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1	µA	
I <sub>OZ</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5		±5	µA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8		80	µA	
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5				pF
C <sub>O</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		12				

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
t <sub>PLH</sub>	A	Y	2	7.1	9.4	2	10.8	ns
t <sub>PHL</sub>			2.4	8.3	10.7	2.4	11.8	
t <sub>PZH</sub>	G	Y	2.2	7.5	10	2.2	11.5	ns
t <sub>PZL</sub>			2.9	10.4	13	2.9	14.6	
t <sub>PHZ</sub>	G	Y	4.1	6.8	8.4	4.1	9.1	ns
t <sub>PLZ</sub>			3.7	6.5	8.1	3.7	8.8	

74AC16244  
16-BIT BUFFER/LINE DRIVER  
WITH 3-STATE OUTPUTS

SCAS120 - D3465, MARCH 1990 - REVISED APRIL 1993


**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$t_{PLH}$	A	Y	1.6	4.6	6.3	1.6	7.1	ns
			2	5.3	7	2	7.9	
$t_{PHL}$	$\bar{G}$	Y	1.7	4.8	6.7	1.7	7.5	ns
			2.2	6.1	8.1	2.2	9	
$t_{PZH}$	$\bar{G}$	Y	4	6.4	7.8	4	8.4	ns
			3.5	5.5	7.2	3.5	7.6	


**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS		TYP	UNIT
	Outputs enabled	Outputs disabled		
$C_{pd}$ Power dissipation capacitance per latch	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$		43	pF
			7	


### PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

