

CD74FCT240T, CD74FCT241T, CD74FCT244T, CD74FCT540T, CD74FCT541T, CD74FCT2240T, CD74FCT2241T, CD74FCT2244T, CD74FCT2541T

October 1996

Fast CMOS Octal Buffer and Line Drivers

Features

- Advanced 0.8 micron CMOS Technology
- These Devices are Pin Compatible with Bipolar FAST™ Series at a Higher Speed and Lower Power Consumption
- 25Ω series resistor on all outputs (FCT2XXX only)
- TTL input and output levels
- Low ground bounce outputs
- Extremely low static power
- Hysteresis on all inputs

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74FCT240TM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT240ATM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT240CTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT240DTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT240TQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT240ATQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT240CTQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT240DTQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT241TM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT241ATM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT241CTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT241DTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT241TQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT241ATQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT241CTQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT241DTQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT244TM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT244ATM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT244CTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT244DTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT244TQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT244ATQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT244CTQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT244DTQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT540TM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT540ATM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT540CTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT540DTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT540TQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT540ATQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT540CTQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT540DTQM	-40 to 85	20Ld QSOP	M20.15-P

Description

These devices are 8-bit wide driver circuits, designed to be used in applications requiring high-speed and high-output drive. Ideal applications would include bus drivers, memory drivers, address drivers, and system clock drivers.

The CD74FCT540T, CD74FCT541T and CD74FCT2541T provide similar driver capabilities, but have their pins physically grouped by function. All inputs are located on one side of the package, while outputs are on the opposite side, allowing for a much simpler and denser board layout.


All CD74FCT2240T, CD74FCT2241T, CD74FCT2244T, CD74FCT2541T devices have a built-in 25Ω series resistor on all outputs to reduce noise due to reflections, thus eliminating the need for an external terminating resistor.

PART NUMBER	RANGE (°C)	PACKAGE	PKG. NO.
CD74FCT541TM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT541ATM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT541CTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT541DTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT541TQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT541ATQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT541CTQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT541DTQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT2240TM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2240ATM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2240CTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2240TQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT2240ATQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT2241CTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2241TM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2241ATM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2241TQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT2241ATQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT2244TM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2244ATM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2244CTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2244TQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT2244ATQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT2244CTQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT2541TM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2541ATM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2541CTM	-40 to 85	20Ld SOIC	M20.3-P
CD74FCT2541TQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT2541ATQM	-40 to 85	20Ld QSOP	M20.15-P
CD74FCT2541CTQM	-40 to 85	20Ld QSOP	M20.15-P


NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Pinouts


CD74FCT240T, CD74FCT2240T
(SOIC, QSOP)
TOP VIEW




CD74FCT241T, CD74FCT2241T
(SOIC, QSOP)
TOP VIEW




CD74FCT244T, CD74FCT2244T
(SOIC, QSOP)
TOP VIEW



CD74FCT540T
(SOIC, QSOP)
TOP VIEW




CD74FCT541T, CD74FCT2541
(SOIC, QSOP)
TOP VIEW




Functional Block Diagrams


CD74FCT240T, CD74FCT2240T



CD74FCT241T, CD74FCT2241T,
CD74FCT244T, CD74FCT2244T



CD74FCT540T, CD74FCT541T,
CD74FCT2541T (Note)



NOTE: The logic diagram shown for the 540T, 541T, 2541T is the non-inverting option.

TRUTH TABLE (NOTE 1)

INPUTS			OUTPUTS					
\overline{OE}_A	\overline{OE}_B	(NOTE 2) OE_B	D	240	241	244	540	541
L	L	H	L	H	L	L	H	L
L	L	H	H	L	H	H	L	H
H	H	L	X	Z	Z	Z	Z	Z

NOTES:

1. H = High Voltage Level

L = Low Voltage Level

X = Don't Care

Z = High Impedance

2. OE_B for CD74FCT241T only.

Pin Descriptions

PIN NAME	DESCRIPTION
\overline{OE}_A , \overline{OE}_B	3-State Output Enable Inputs (Active LOW)
OE_B (NOTE 3)	3-State Output Enable Input (Active HIGH)
D_{XX}	Inputs
O_{XX}	Outputs
GND	Ground
V_{CC}	Power

NOTE:

3. OE_B for CD74FCT241T only.

Absolute Maximum Ratings

DC Input Voltage	-0.5V to 7.0V
DC Output Current	120mA

Operating Conditions

Operating Temperature Range	-40°C to 85°C
Supply Voltage to Ground Potential	-0.5V to 7.0V (Inputs and Vcc Only)
Supply Voltage to Ground Potential	-0.5V to 7.0V (Outputs and D/O Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

4. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Thermal Information

Thermal Resistance (Typical, Note 4)	θ_{JA} ($^{\circ}$ C/W)
SOIC Package	87
QSOP Package	110
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C (Lead Tips Only)

Electrical Specifications

PARAMETERS	SYMBOL	(NOTE 5) TEST CONDITIONS		MIN	(NOTE 6) TYP	MAX	UNITS
DC ELECTRICAL SPECIFICATIONS Over the Operating Range, $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = 5.0\text{V} \pm 5\%$							
Output HIGH Voltage	V_{OH}	$V_{CC} = \text{Min}$, $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -15.0\text{mA}$	2.4	3.0	-	V
Output LOW Voltage	V_{OL}	$V_{CC} = \text{Min}$, $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 64\text{mA}$	-	0.3	0.50	V
Output LOW Voltage	V_{OL}	$V_{CC} = \text{Min}$, $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 12\text{mA}$ (25Ω series)	-	0.3	0.50	V
Input HIGH Voltage	V_{IH}	Guaranteed Logic HIGH Level		2.0	-	-	V
Input LOW Voltage	V_{IL}	Guaranteed Logic LOW Level		-	-	0.8	V
Input HIGH Current	I_{IH}	$V_{CC} = \text{Max}$	$V_{IN} = V_{CC}$	-	-	1	μA
Input LOW Current	I_{IL}	$V_{CC} = \text{Max}$	$V_{IN} = \text{GND}$	-	-	-1	μA
High Impedance Output Current	I_{OZH}	$V_{CC} = \text{Max}$	$V_{OUT} = 2.7\text{V}$			1	μA
	I_{OZL}		$V_{OUT} = 0.5\text{V}$			-1	μA
Clamp Diode Voltage	V_{IK}	$V_{CC} = \text{Min}$, $I_{IN} = -18\text{mA}$		-	-0.7	-1.2	V
Short Circuit Current	I_{OS}	$V_{CC} = \text{Max}$ (Note 7), $V_{OUT} = \text{GND}$		-60	-120	-	mA
Power Down Disable	I_{OFF}	$V_{CC} = \text{GND}$, $V_{OUT} = 4.5\text{V}$		-	-	100	μA
Input Hysteresis	V_H			-	200	-	mV
CAPACITANCE $T_A = 25^{\circ}\text{C}$, $f = 1\text{MHz}$							
Input Capacitance (Note 8)	C_{IN}	$V_{IN} = 0\text{V}$		-	6	10	pF
Output Capacitance (Note 8)	C_{OUT}	$V_{OUT} = 0\text{V}$		-	8	12	pF
POWER SUPPLY SPECIFICATIONS							
Quiescent Power Supply Current	I_{CC}	$V_{CC} = \text{Max}$	$V_{IN} = \text{GND}$ or V_{CC}	-	0.1	500	μA
Supply Current per In- put at TTL HIGH	ΔI_{CC}	$V_{CC} = \text{Max}$	$V_{IN} = 3.4\text{V}$ (Note 9)	-	0.5	2.5	mA

Electrical Specifications (Continued)

PARAMETERS	SYMBOL	(NOTE 5) TEST CONDITIONS				MIN	(NOTE 6) TYP	MAX	UNITS
Supply Current per Input per MHz (Note 10)	I _{CCD}	V _{CC} = Max, Outputs Open OE _A or OE _B = GND or OE _A = GND, OE _B = V _{CC} One Bit Toggling 50% Duty Cycle				-	0.15	0.25	mA/ MHz
Total Power Supply Current (Note 12)	I _C	V _{CC} = Max, Outputs Open f _I = 10MHz, 50% Duty Cycle OE _A or OE _B = GND or OE _A = GND, OE _B = V _{CC} One Bit Toggling		V _{IN} = V _{CC} V _{IN} = GND	-	1.5	3.5 (Note 11)	mA	
		V _{CC} = Max, Outputs Open f _I = 2.5MHz, 50% Duty Cycle OE _A or OE _B = GND or OE _A = GND, OE _B = V _{CC} Eight Bits Toggling		V _{IN} = 3.4V V _{IN} = GND	-	1.8	4.5 (Note 11)	mA	
		V _{CC} = Max, Outputs Open f _I = 2.5MHz, 50% Duty Cycle OE _A or OE _B = GND or OE _A = GND, OE _B = V _{CC} Eight Bits Toggling		V _{IN} = V _{CC} V _{IN} = GND	-	3.0	6.0 (Note 11)	mA	
		V _{CC} = Max, Outputs Open f _I = 2.5MHz, 50% Duty Cycle OE _A or OE _B = GND or OE _A = GND, OE _B = V _{CC} Eight Bits Toggling		V _{IN} = 3.4V V _{IN} = GND	-	5.0	14.0 (Note 11)	mA	

Switching Specifications Over Operating Range

PARAMETER	SYMBOL	(NOTE 13) TEST CONDITIONS	T		AT		CT		(NOTE 16) DT		UNIT
			(NOTE 14) MIN	MAX	(NOTE 14) MIN	MAX	(NOTE 14) MIN	MAX	(NOTE 14) MIN	MAX	
CD74FCT240T, CD74FCT2240T											
Propagation Delay D _N to O _N	t _{PLH} , t _{PHL}	C _L = 50pF R _L = 500Ω	1.5	8.0	1.5	4.8	1.5	4.3	1.5	3.6	ns
Output Enable Time OE _X to O _N	t _{PZH} , t _{PZL}		1.5	10.0	1.5	6.2	1.5	5.8	1.5	4.8	ns
Output Disable Time (Note 15) OE _X to O _N	t _{PHZ} , t _{PLZ}		1.5	9.5	1.5	5.6	1.5	5.2	1.5	4.0	ns
CD74FCT241T, CD74FCT2241T											
Propagation Delay D _N to O _N	t _{PLH} , t _{PHL}	C _L = 50pF R _L = 500Ω	1.5	6.5	1.5	4.8	1.5	4.1	1.5	3.6	ns
Output Enable Time OE _A /OE _B to O _N	t _{PZH} , t _{PZL}		1.5	8.0	1.5	6.2	1.5	5.8	1.5	4.8	ns
Output Disable Time (Note 15) OE _A /OE _B to O _N	t _{PHZ} , t _{PLZ}		1.5	7.0	1.5	5.6	1.5	5.2	1.5	4.0	ns
CD74FCT244T, CD74FCT2244T											
Propagation Delay D _N to O _N	t _{PLH} , t _{PHL}	C _L = 50pF R _L = 500Ω	1.5	6.5	1.5	4.8	1.5	4.1	1.5	3.6	ns
Output Enable Time OE _X to O _N	t _{PZH} , t _{PZL}		1.5	8.0	1.5	6.2	1.5	5.8	1.5	4.8	ns
Output Disable Time (Note 15) OE _X to O _N	t _{PHZ} , t _{PLZ}		1.5	7.0	1.5	5.6	1.5	5.2	1.5	4.0	ns


Switching Specifications Over Operating Range (Continued)

PARAMETER	SYMBOL	(NOTE 13) TEST CONDITIONS	T		AT		CT		(NOTE 16) DT		UNIT
			(NOTE 14) MIN	MAX	(NOTE 14) MIN	MAX	(NOTE 14) MIN	MAX	(NOTE 14) MIN	MAX	
CD74FCT540T											
Propagation Delay D_N to \bar{O}_N	t_{PLH} , t_{PHL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	5.5	1.5	4.8	1.5	4.3	1.5	3.8	ns
Output Enable Time \bar{O}_{Ex} to \bar{O}_N	t_{PZH} , t_{PZL}		1.5	10.0	1.5	6.2	1.5	5.8	1.5	5.2	ns
Output Disable Time (Note 15) \bar{O}_{Ex} to \bar{O}_N	t_{PHZ} , t_{PLZ}		1.5	6.0	1.5	5.6	1.5	5.2	1.5	5.2	ns
CD74FCT541T, CD74FCT2541T											
Propagation Delay D_N to O_N	t_{PLH} , t_{PHL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	6.0	1.5	4.8	1.5	4.1	1.5	3.8	ns
Output Enable Time \bar{O}_{Ex} to O_N	t_{PZH} , t_{PZL}		1.5	9.5	1.5	6.2	1.5	5.8	1.5	5.2	ns
Output Disable Time (Note 15) \bar{O}_{Ex} to O_N	t_{PHZ} , t_{PLZ}		1.5	6.5	1.5	5.6	1.5	5.2	1.5	5.2	ns

NOTES:

5. For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.
6. Typical values are at $V_{CC} = 5.0\text{V}$, 25°C ambient and maximum loading, except as noted.
7. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
8. This parameter is determined by device characterization but is not production tested.
9. Per TTL driven input ($V_{IN} = 3.4\text{V}$); all other inputs at V_{CC} or GND.
10. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
11. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
12. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
 $I_{CC} = \text{Quiescent Current}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4\text{V})$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $f_I = \text{Input Frequency}$
 $N_I = \text{Number of Inputs at } f_I$
All currents are in millamps and all frequencies are in megahertz.
13. See test circuit and wave forms.
14. Minimum limits are guaranteed but not tested on Propagation Delays.
15. This parameter is guaranteed but not production tested.
16. Suffix DT Speed for types FCT240T/241T/244T/540T/541T only.

Test Circuits and Waveforms



SWITCH POSITION	
TEST	SWITCH
t_{PLZ}, t_{PZL}	Closed
$t_{PHZ}, t_{PZH}, t_{PLH}, t_{PHL}$	Open

DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.
 R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.

NOTE:

17. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_{OUT} \leq 50\Omega$;
 $t_f, t_r \leq 2.5\text{ns}$.

FIGURE 1. TEST CIRCUIT




FIGURE 2. ENABLE AND DISABLE TIMING





FIGURE 3. PROPAGATION DELAY

Small Outline Plastic Packages (SOIC)

NOTES:


- Dimension "D" does not include mold flash, protrusions or gate burrs.
- Dimension "E" does not include interlead flash or protrusions.
- "L" is the length of terminal for soldering to a substrate.
- "N" is the number of terminal positions.
- Terminal numbers are shown for reference only.
- Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

M20.3-P

20 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.092	0.105	2.34	2.67	-
A1	0.004	0.012	0.102	0.302	-
B	0.013	0.020	0.330	0.508	-
C	0.009	0.011	0.229	0.279	-
D	0.496	0.512	12.60	13.00	1
E	0.291	0.299	7.39	7.59	2
e	0.050 BSC		1.27 BSC		-
H	0.401	0.411	10.18	10.44	-
h	0.010	0.029	0.254	0.737	-
L	0.016	0.050	0.41	1.27	3
N	20		20		4
α	0°	8°	0°	8°	-

Rev. 0 5/96

Shrink Small Outline Plastic Packages (SSOP/QSOP)**M20.15-P**

20 LEAD SHRINK NARROW BODY SMALL OUTLINE
PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.053	0.069	1.35	1.75	-
A1	0.007	0.011	0.178	0.279	-
B	0.008	0.012	0.203	0.305	-
C	0.007	0.010	0.178	0.254	-
D	0.337	0.344	8.56	8.74	1
E	0.149	0.157	3.78	3.99	2
e	0.025 BSC		0.635 BSC		-
H	0.228	0.244	5.79	6.20	-
h	0.015		0.38		-
L	0.016	0.050	0.41	1.27	3
N	20		20		4
α	0°	8°	0°	8°	-

NOTES:

- Dimension "D" does not include mold flash, protrusions or gate burrs.
- Dimension "E" does not include interlead flash or protrusions.
- "L" is the length of terminal for soldering to a substrate.
- "N" is the number of terminal positions.
- Terminal numbers are shown for reference only.
- Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

Rev. 1 7/96