SN54ALVTH162244, SN74ALVTH162244 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES074E - JUNE 1996 - REVISED JANUARY 1999

- State-of-the-Art Advanced BiCMOS
 Technology (ABT) Widebus™ Design for
 2.5-V and 3.3-V Operation and Low Static
 Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Power Off Disables Outputs, Permitting Live Insertion
- High-Impedance State During Power Up and Power Down Prevents Driver Conflict
- Uses Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- Output Ports Have Equivalent 30-Ω Series Resistors, So No External Resistors Are Required
- Auto3-State Eliminates Bus Current Loading When Output Exceeds V_{CC} + 0.5 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model; and Exceeds 1000 V Using Charged-Device Model, Robotic Method
- Flow-Through Architecture Facilitates
 Printed Circuit Board Layout
- Distributed V_{CC} and GND Pin Configuration
 Minimizes High-Speed Switching Noise
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

NOTE: For order entry:

The DGG package is abbreviated to G, and the DGV package is abbreviated to V.

description

The 'ALVTH162244 devices are 16-bit buffers/line drivers designed for low-voltage 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all

TEXAS INSTRUMENTS

SN54ALVTH162244 . . . WD PACKAGE SN74ALVTH162244 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



Copyright © 1999, Texas Instruments Incorporated

description (continued)

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


All outputs are designed to sink up to 12 mA and include equivalent $30-\Omega$ resistors to reduce overshoot and undershoot.


The SN54ALVTH162244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALVTH162244 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT
ŌĒ	Α	Y
L	Η	Н
L	L	L
Н	Х	Z

logic diagram (positive logic)







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	–0.5 V to 7 V
Output current in the low state, I _O	30 mA
Output current in the high state, I _O	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 2): DGG package	
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions, V_{CC} = 2.5 V \pm 0.2 V (see Note 3)

					SN54ALVTH162244			SN74ALVTH162244		
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Vcc	Supply voltage		2.3		2.7	2.3		2.7	٧	
V _{IH}	High-level input voltage		1.7		2	1.7			٧	
V _{IL}	Low-level input voltage			Š	0.7			0.7	٧	
VI	Input voltage		0	Vcc	5.5	0	Vcc	5.5	٧	
loн	High-level output current			A.	- 6			-8	mA	
loL	Low-level output current			237	8			12	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Ž	Y	10			10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate		200			200			μs/V	
TA	Operating free-air temperature		– 55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

recommended operating conditions, V_{CC} = 3.3 V \pm 0.3 V (see Note 3)

			SN54ALVTH162244 SN74ALVTH162244			2244	UNIT		
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		3		3.6	3		3.6	٧
v_{IH}	High-level input voltage		2		A.	2			٧
V_{IL}	Low-level input voltage			J	0.8			0.8	٧
V _I	Input voltage		0	Vc¢	5.5	0	Vcc	5.5	٧
^Т ОН	High-level output current			A	-8			-12	mA
loL	Low-level output current			N.	8			12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	, S	7	10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200			200			μs/V
T_A	Operating free-air temperature		– 55		125	– 40		85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54ALVTH162244, SN74ALVTH162244 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES074E - JUNE 1996 - REVISED JANUARY 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALVTH162244			SN74ALVTH162244			UNIT
PAR	AAMETER	TEST CONI	DITIONS	MIN	TYP†	MAX	MIN	TYP	MAX	UNIT
V _{IK}		$V_{CC} = 2.3 \text{ V},$	I _I = -18 mA			-1.2			-1.2	٧
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2	2		VCC-0	.2		
VOH		V _{CC} = 2.3 V	I _{OH} = -6 mA	1.7						٧
		VCC = 2.3 V	$I_{OH} = -8 \text{ mA}$				1.7			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OL} = 100 μA			0.2			0.2	
VOL		V _{CC} = 2.3 V	$I_{OL} = 8 \text{ mA}$			0.7				V
		VCC = 2.3 V	$I_{OL} = 12 \text{ mA}$						0.7	
	Control	$V_{CC} = 2.7 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
	inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 5.5 V			10			10	
Ц			V _I = 5.5 V			10			10	μΑ
	Data inputs	Oata inputs V _{CC} = 2.7 V	$V_I = V_{CC}$	<u></u> 1					1	
			V _I = 0		Å	∛ –5			- 5	
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		100				±100	μΑ
I _{BHL} ‡		$V_{CC} = 2.3 \text{ V},$	$V_1 = 0.7 V$		115			115		μΑ
I _{BHH} §		$V_{CC} = 2.3 \text{ V},$	$V_{ } = 1.7 V$	8	% –10			-10		μΑ
IBHLO	Ī	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	300	*		300			μΑ
Івнно ^і	#	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	-300			-300			μΑ
I _{EX}		$V_{CC} = 2.3 \text{ V},$	$V_0 = 5.5 \text{ V}$			125			125	μΑ
lOZ(PU	J/PD) [★]	$V_{CC} \le 1.2 \text{ V}, V_{O} = 0.5 \text{ V to V}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}} = \text{don}$	V _{CC} , n't care			±100			±100	μΑ
lozh		V _{CC} = 2.7 V	V _O = 2.3 V, V _I = 0.7 V or 1.7 V			5			5	μΑ
lozL		V _{CC} = 2.7 V	V _O = 0.5 V, V _I = 0.7 V or 1.7 V			- 5			– 5	μΑ
		$V_{CC} = 2.7 \text{ V},$	Outputs high		0.04	0.1		0.04	0.1	
lcc		I _O = 0, V _I = V _{CC} or GND	Outputs low		2.3	4.5		2.3	4.5	mA
			Outputs disabled		0.04	0.1		0.04	0.1	
Ci		$V_{CC} = 2.5 \text{ V},$	V _I = 2.5 V or 0		3			3		pF
Со		$V_{CC} = 2.5 \text{ V},$	V _O = 2.5 V or 0		6			6		pF

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

[¶] An external driver must source at least I_{BHLO} to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.

 $[\]parallel$ Current into an output in the high state when $V_O > V_{CC}$

[★]High-impedance state during power up or power down

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALVTH1	62244	SN74	ALVTH16	52244	UNIT	
PA	KAMEIEK	lesi cc	CHOITIONS	MIN TYPT	MAX	MIN			UNIT	
٧ _{IK}		V _{CC} = 3 V,	I _I = −18 mA		-1.2			-1.2	٧	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2		Vcc-0	.2			
v_{OH}		V 0.V	I _{OH} = -8 mA	2					v	
		V _{CC} = 3 V	$I_{OH} = -12 \text{ mA}$			2				
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OL} = 100 μA		0.2			0.2		
V_{OL}		V _{CC} = 3 V	$I_{OL} = 8 \text{ mA}$		0.8				V	
		ACC = 2 A	$I_{OL} = 12 \text{ mA}$					0.8		
	Control	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		±1			±1		
	inputs	V _{CC} = 0 or 3.6 V	V _I = 5.5 V		10			10		
lį			V _I = 5.5 V		10			10	μΑ	
	Data inputs	a inputs $V_{CC} = 3.6 \text{ V}$	$V_I = V_{CC}$		<u>)</u> 1			1		
			V _I = 0	, ,,,	– 5			- 5		
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		7			±100	μΑ	
I _{BHL} ‡		V _{CC} = 3 V,	V _I = 0.8 V	75		75			μΑ	
IBHH§		$V_{CC} = 3 V$	V _I = 2 V	− 75		-75			μΑ	
IBHLO	¶	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to V_{CC}	500		500			μΑ	
Івнно) [#]	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to V_{CC}	-500		-500			μΑ	
{IEX}		$V{CC} = 3 V$,	$V_0 = 5.5 \text{ V}$		125			125	μΑ	
IOZ(PL	J/PD) [★]	$V_{CC} \le 1.2 \text{ V}, V_{O} = 0.5 \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{OE} = 0.5 \text{ V}$	to V _{CC} , don't care		±100			±100	μΑ	
lozh		V _{CC} = 3.6 V	V _O = 3 V, V _I = 0.8 V or 2 V		5			5	μΑ	
lozl		V _{CC} = 3.6 V	V _O = 0.5 V, V _I = 0.8 V or 2 V		- 5			- 5	μΑ	
		V _{CC} = 3.6 V,	Outputs high	0.07	0.1		0.07	0.1		
Icc		$I_{O} = 0$,	Outputs low	3.2	5		3.2	5	mA	
		V _I = V _{CC} or GND	Outputs disabled	0.07	0.1		0.07	0.1		
Δlcc□	1	V _{CC} = 3 V to 3.6 V, One in Other inputs at V _{CC} or G			0.4			0.4	mA	
Ci		V _{CC} = 3.3 V,	V _I = 3.3 V or 0	3			3		pF	
Со		V _{CC} = 3.3 V,	V _O = 3.3 V or 0	6			6		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

[¶] An external driver must source at least IBHLO to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.

 $[\]parallel$ Current into an output in the high state when $V_O > V_{CC}$

[★]High-impedance state during power up or power down

[□]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54ALVTH162244, SN74ALVTH162244 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES074E - JUNE 1996 - REVISED JANUARY 1999


switching characteristics over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVTH162244	SN74ALVTH	1162244	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX		MAX	UNIT
tpLH	۸	V	1 4.3	1	4.2	nc
^t PHL	А	T	1.4 3.8	1.5	3.7	ns
^t PZH	ŌĒ		1.3 6.9	1.4	6.8	ns
^t PZL	OL	ľ	1.3 5.2	1.4	5.1	110
^t PHZ	ŌĒ	v	<u>1</u> 4.7	1	4.6	ns
t _{PLZ})	'	3.6	1	3.5	113

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH	1162244	SN74ALVTI	UNIT	
PARAMETER	(INPUT) (OUTPUT)		MIN	MAX	MIN	MAX	ONLI
^t PLH	^	V	1	3.4	1	3.3	ns
^t PHL	А	ľ	1	3.4	1	3.3	115
^t PZH	ŌĒ	V	1.4	5	1.5	4.9	ns
^t PZL	OE	ľ	1.3	3.4	1.4	3.3	115
^t PHZ	ŌĒ	v	1,4	5	1.5	4.9	ns
^t PLZ	OE	'	1.4	4.4	1.5	4.3	113

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform22 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , $t_{f} \leq$ 2.5 ns. $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated