

## 54LS138, 54S138 Decoders/Demultiplexers

1-of-8 Decoder/Demultiplexer

Military Logic Products

*Product Specification*

### FEATURES

- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Direct replacement for Intel S205

### DESCRIPTION

The '138 decoder accepts three binary weighted inputs ( $A_0, A_1, A_2$ ) and when enabled, provides eight mutually exclusive, active Low outputs ( $\bar{O}_0 - \bar{O}_7$ ). The device features three Enable inputs: two active Low

( $E_1, E_2$ ) and one active High ( $E_3$ ). Every output will be High unless  $E_1$  and  $E_2$  are Low and  $E_3$  is High. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four '138s and one inverter.

The device can be used as an eight output demultiplexer by using one of the active Low Enable inputs as the Data input and the remaining Enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active High or active Low state.

### ORDERING INFORMATION


DESCRIPTION	ORDER CODE
16-Pin Ceramic DIP	54LS138/BEA, 54S138/BEA
16-Pin Ceramic FlatPack	54LS138/BFA, 54S138/BFA
16-Pin Ceramic LLCC	54LS138/B2A

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54S	54LS
All	Inputs	1SUL	1LSUL
All	Outputs	10SUL	10LSUL

NOTE: Where a 54S Unit Load (SUL) is  $50\mu\text{A } I_{IH}$  and  $-2.0\text{mA } I_{IL}$ , and 54LS Unit Load (LSUL) is  $20\mu\text{A } I_{IH}$  and  $-0.4\text{mA } I_{IL}$ .

### PIN CONFIGURATION




### LOGIC SYMBOL



# Decoders/Demultiplexers

# 54LS138, 54S138

## LOGIC DIAGRAM



## FUNCTION TABLE

INPUTS						OUTPUTS							
E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	$\bar{0}$	$\bar{1}$	$\bar{2}$	$\bar{3}$	$\bar{4}$	$\bar{5}$	$\bar{6}$	$\bar{7}$
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	L	H	H	H	H	H	H	H
L	L	H	L	H	L	L	H	H	L	H	H	H	H
L	L	H	H	H	L	L	H	H	H	L	H	H	H
L	L	H	L	L	H	L	H	H	H	L	H	H	H
L	L	H	H	L	H	L	H	H	H	H	L	H	H
L	L	H	L	H	H	L	H	H	H	H	H	L	H
L	L	H	H	H	H	L	H	H	H	H	H	H	L

H = High voltage level  
 L = Low voltage level  
 X = Don't care

## ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	54LS	54S	UNIT
V <sub>CC</sub>	Supply voltage	7.0	7.0	V
V <sub>I</sub>	Input voltage range	-0.5 to +7.0	-0.5 to +7.0	V
I <sub>I</sub>	Input current range	-30 to +1	-30 to +5	mA
V <sub>O</sub>	Voltage applied to output in High output state range	-0.5 to +V <sub>CC</sub>	-0.5 to +V <sub>CC</sub>	V
T <sub>STG</sub>	Storage temperature range	-65 to +150		°C

## Decoders/Demultiplexers

## 54LS138, 54S138

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	54LS			54S			UNIT
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			2.0			V
V <sub>IL</sub>	Low-level input voltage			+0.7			+0.8	V
I <sub>IK</sub>	Input clamp current			-18			-18	mA
I <sub>OH</sub>	High-level output current			-400			-1000	μA
I <sub>OL</sub>	Low-level output current			4			20	mA
T <sub>A</sub>	Operating free-air temperature range	-55		+125	-55		+125	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	54LS138			54S138			UNIT
			Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max, I <sub>OH</sub> = Max	2.5	3.4		2.5	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max, I <sub>OL</sub> = Max		0.25	0.4			0.5	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = I <sub>IK</sub>			-1.5			-1.2	V
I <sub>IH2</sub>	Input current at maximum input voltage	V <sub>CC</sub> = Max	V <sub>I</sub> = 5.5V					1.0	mA
			V <sub>I</sub> = 7.0V			0.1			
I <sub>IH1</sub>	High-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			20			50	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = Max	V <sub>I</sub> = 0.4V		-0.4				mA
			V <sub>I</sub> = 0.5V						-2
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = Max	-20		-100	-40		-110	mA
I <sub>CC</sub>	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = Max		6.3	10		49	74	mA

AC ELECTRICAL CHARACTERISTICS T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

SYMBOL	PARAMETER	TEST CONDITIONS	54LS <sup>5</sup>		54S		UNIT
			C <sub>L</sub> = 15pF		C <sub>L</sub> = 15pF		
			Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Address to output	Waveform 2 2 logic levels		20 41		7 10.5	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Address to output	Waveform 1 3 logic levels		27 39		12 12	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to output	Waveform 2 2 logic levels		18 32		8 11	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to output	Waveform 1 3 logic levels		26 38		11 11	ns ns

AC ELECTRICAL CHARACTERISTICS T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

SYMBOL	PARAMETER	TEST CONDITIONS	54LS		54S <sup>5</sup>		UNIT
			C <sub>L</sub> = 50pF		C <sub>L</sub> = 50pF		
			Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Address to output	Waveform 2 2 logic levels		25 46		9.5 13.0	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Address to output	Waveform 1 3 logic levels		32 44		14.5 14.5	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to output	Waveform 2 2 logic levels		23 37		10.5 13.5	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to output	Waveform 1 3 logic levels		31 43		13.5 13.5	ns ns

# Decoders/Demultiplexers

# 54LS138, 54S138


### AC ELECTRICAL CHARACTERISTICS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$ , $V_{CC} = 5.0\text{V}^6$

SYMBOL	PARAMETER	TEST CONDITIONS	54LS		54S		UNIT
			$C_L = 50\text{pF}$		$C_L = 50\text{pF}$		
			Min	Max	Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation delay Address to output	Waveform 2 2 logic levels		32 59		12.5 17	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Address to output	Waveform 1 3 logic levels		41 57		19 19	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Enable to output	Waveform 2 2 logic levels		30 48		13.5 17.5	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Enable to output	Waveform 1 3 logic levels		40 56		17.5 17.5	ns ns

**NOTES:**

1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table operating mode.
2. All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .
3. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
4. To measure  $I_{CC}$ , outputs must be enabled and open.
5. These parameters are guaranteed, but not tested.


### AC WAVEFORMS




# Decoders/Demultiplexers

# 54LS138, 54S138

## TEST CIRCUIT AND WAVEFORM



Test Circuit for 54 Totem-Pole Outputs



Input Pulse Definition

FAMILY	INPUT PULSE CHARACTERISTICS					
	$R_L$	$V_M$	Rep. Rate	$T_W$	$T_{TLH}$	$T_{THL}$
54LSXXX	2.0k $\Omega$	1.3V	1MHz	500ns	$\leq 15$ ns	$\leq 6$ ns
54SXXX	280 $\Omega$	1.5V	1MHz	500ns	$\leq 2.5$ ns	$\leq 2.5$ ns

**DEFINITIONS:**

$C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

$V_X$  = Unlocked pins must be held at  $\leq 0.8V$ ,  $\geq 2.7V$  or open per FunctionTable.