

January 1989

SPDT CMOS Analog Switch

Features

- This Circuit is Processed in Accordance to Mil-Std-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Analog Signal Range ($\pm 15V$ Supplies) $\pm 15V$
- Low Leakage ($+25^{\circ}C$) $1nA$ (Max)
- Low Leakage ($+125^{\circ}C$) $100nA$ (Max)
- Low ON Resistance 50Ω (Max)
- Charge Injection $30pC$ (Typ)
- TTL Compatible
- Symmetrical Switch Elements
- Low Operating Power
- Compatible with DG301

Applications

- Sample and Hold, i.e. Low Leakage Switching
- Op Amp Gain Switching, i.e. Low ON Resistance
- Portable, Battery Operated Circuits
- Low Level Switching Circuits
- Dual or Single Supply Systems

Description


The HI-301/883 switch is monolithic devices fabricated using CMOS technology and the Harris Dielectric Isolation process. This switch features break-before-make switching, low and nearly constant ON resistance over the full analog signal range, and low power dissipation.

The HI-301/883 is TTL compatible and has a logic "0" condition with an input less than 0.8V and a logic "1" condition with an input greater than 4.0V.

The HI-301/883 is pin-for-pin compatible with the industry standard Siliconix DG301. The device is available in a 14 pin Ceramic DIP and in a 10 pin Metal Can. The HI-301/883 operates over the $-55^{\circ}C$ to $+125^{\circ}C$ temperature range.


Pinouts

HI1-301/883 (CERAMIC DIP)
TOP VIEW



LOGIC	SW 1	SW 2
0	OFF	ON
1	ON	OFF

HI2-301/883 (METAL CAN)
TOP VIEW



*The substrate and case are internally tied to V-. (The case should not be used as the V- connection, however.)

Specifications HI-301/883

Absolute Maximum Ratings

Voltage Between V+ and V- Terminals	44V
$\pm V_{SUPPLY}$ to Ground (V+, V-)	$\pm 22V$
Analog Input Voltage +V _S	+V _S ; JPLY +1.5V
-V _S	-V _S ; SUPPLY -1.5V
Digital Input Voltage +V _A	+V _S ; SUPPLY +4V
-V _A	-V _S ; SUPPLY -4V
Peak Current (S or D) (Pulse at 1ms, 10% Duty Cycle Max)	40mA
Continuous Current	30mA
Junction Temperature	+175°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 10 sec)	$\leq 275^\circ C$

Thermal Information

Thermal Resistance	θ_{ja}	θ_{jc}
Ceramic DIP Package	98°C/W	30°C/W
Metal Can Package	117°C/W	35°C/W
Package Power Dissipation at +75°C		
Ceramic DIP Package	0.77W	
Metal Can Package	0.64W	
Package Power Dissipation Derating Factor Above +75°C		
Ceramic DIP Package	10.32mW/°C	
Metal Can Package	8.56mW/°C	

CAUTION: Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

Recommended Operating Conditions

Operating Temperature Range	-55°C to +125°C	Logic Low Level (V _{AL})	0V to 0.8V
Operating Supply Voltage ($\pm V_{SUPPLY}$)	$\pm 15V$	Logic High Level (V _{AH})	4.0V to +V _{SUPPLY}
Analog Input Voltage (V _S)	$\pm V_{SUPPLY}$		

TABLE 1. D.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at: +V_{SUPPLY} = +15V, -V_{SUPPLY} = -15V, GND = 0V, Unless Otherwise Specified

D.C. PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Switch "ON" Resistance	R _{DS}	V _A = 4.0V, V _D = 10V, I _S = -10mA S1/S2	1	+25°C	-	50	Ω
			2, 3	-55°C to +125°C	-	75	Ω
		V _A = 4.0V, V _D = -10V, I _S = 10mA S1/S2	1	+25°C	-	50	Ω
			2, 3	-55°C to +125°C	-	75	Ω
Source "OFF" Leakage Current	I _{S(OFF)}	V _S = +14V, V _D = -14V, V _A = 0.8V S1/S2	1	+25°C	-1	1	nA
			2, 3	-55°C to +125°C	-100	100	nA
		V _S = -14V, V _D = +14V, V _A = 0.8V S1/S2	1	+25°C	-1	1	nA
			2, 3	-55°C to +125°C	-100	100	nA
Drain "OFF" Leakage Current	I _{D(OFF)}	V _S = +14V, V _D = -14V, V _A = 0.8V S1/S2	1	+25°C	-1	1	nA
			2, 3	-55°C to +125°C	-100	100	nA
		V _S = -14V, V _D = +14V, V _A = 0.8V S1/S2	1	+25°C	-1	1	nA
			2, 3	-55°C to +125°C	-100	100	nA
Channel "ON" Leakage Current	I _{D(ON)}	V _D = V _S = +14V, V _A = 4.0V S1/S2	1	+25°C	-1	1	nA
			2, 3	-55°C to +125°C	-100	100	nA
		V _D = V _S = -14V, V _A = 4.0V S1/S2	1	+25°C	-1	1	nA
			2, 3	-55°C to +125°C	-100	100	nA
Low Level Input Current	I _{AL}	All Channels V _A = 0.8V	1	+25°C	-1.0	1.0	μA
			2, 3	-55°C to +125°C	-1.0	1.0	μA
High Level Input Current	I _{AH}	All Channels V _A = 4.0V	1	+25°C	-1.0	1.0	μA
			2, 3	-55°C to +125°C	-1.0	1.0	μA
Supply Current	+I _{CC}	All Channels V _A = 0.8V	1	+25°C	-	10	μA
			2, 3	-55°C to +125°C	-	100	μA
		V _A = 4.0V	1	+25°C	-	0.5	mA
			2, 3	-55°C to +125°C	-	1.0	mA
Supply Current	-I _{CC}	All Channels V _A = 0.8V	1	+25°C	-10	-	μA
			2, 3	-55°C to +125°C	-100	-	μA
		V _A = 4.0V	1	+25°C	-10	-	μA
			2, 3	-55°C to +125°C	-100	-	μA

CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.

TABLE 2. A.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at: +VSUPPLY = +15V, -VSUPPLY = -15V, GND = 0V, Unless Otherwise Specified

PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Turn "ON" Time	t _(ON)	C _L = 33pF R _L = 300Ω	9	+25°C	-	300	ns
			10, 11	-55°C, +125°C	-	500	ns
Turn "OFF" Time	t _(OFF)	C _L = 33pF R _L = 300Ω	9	+25°C	-	250	ns
			10, 11	-55°C, +125°C	-	450	ns

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (NOTE 1)

Device Characterized at: +VSUPPLY = +15V, -VSUPPLY = -15V, GND = 0V, Unless Otherwise Specified

PARAMETERS	SYMBOL	CONDITIONS	NOTE	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Switch Input Capacitance	C _{IS(OFF)}	Measured Source to GND	1	+25°C	-	28	pF
Driver Input Capacitance	C _{C1}	V _A = 0V	1	+25°C	-	10	pF
	C _{C2}	V _A = 15V	1	+25°C	-	10	pF
Switch Output Capacitance	C _{OS}	Measured Drain to GND	1	+25°C	-	28	pF
Off Isolation	V _{ISO}	f = 1MHz, V _{GEN} = 1V _{p-p}	1	+25°C	40	-	dB
Crosstalk	V _{CT}	f = 1MHz, V _{GEN} = 1V _{p-p}	1	+25°C	40	-	dB
Charge Transfer	V _{CTE}	V _S = GND, C _L = 0.01μF	1	+25°C	-	15	mV

NOTE 1. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested at final production. These parameters are lab characterized upon initial design release, or upon design changes. These parameters are guaranteed by characterization based upon data from multiple production runs which reflect lot to lot and within lot variation.

TABLE 4. ELECTRICAL TEST REQUIREMENTS


MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (SEE TABLES 1 & 2)
Interim Electrical Parameters (Pre Burn-in)	1
Final Electrical Test Parameters	1*, 2, 3, 9, 10, 11
Group A Test Requirements	1, 2, 3, 9, 10, 11
Groups C & D Endpoints	1

* PDA applies to Subgroup 1 only.


4
CMOS ANALOG SWITCHES

Test Circuits


INPUT LEAKAGE CURRENT




ID(OFF)




IS(OFF)




ID(ON)



SUPPLY CURRENTS




CHARGE TRANSFER ERROR




NOTE: V_{CTE} may be a positive or negative value


RDS



OFF CHANNEL ISOLATION







CROSSTALK BETWEEN CHANNELS



For Detail Information Refer to HI-301/883 Test Tech Brief

Test Waveforms




NOTES:

1. $R_L = R_{L1} = R_{L2} = 300\Omega$; $C_L = C_{L1} = C_{L2} = 33\text{pF}$
2. $V_{INH} = 4\text{V}$
 RISE TIME (0.4V to 3.6V) $\leq 20\text{ns}$
 FALL TIME (3.6V to 0.4V) $\leq 20\text{ns}$


HI-301/883

Burn-In Circuits

HI-301/883 CERAMIC DIP



HI-301/883 METAL CAN




NOTES:


- $R_1 = R_2 = R_3 = R_4 = 10K\Omega, \pm 5\%$ (per socket)
- $C_1 = C_2 = 0.01\mu F$ (per socket) or $0.1\mu F$ (per row)
- $D_1 = D_2 = IN4002$ or Equivalent/Board
- $|V^+ - V^-| = 30V$

Schematic Diagram

DIGITAL INPUT BUFFER AND LEVEL SHIFTER



SWITCH CELL



Die Characteristics

DIE DIMENSIONS:

76 x 60.6 x 19 mils

METALLIZATION:

Type: Aluminum

Thickness: $16\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

GLASSIVATION:

Type: Nitride

Thickness: $7\text{k}\text{\AA} \pm 0.7\text{k}\text{\AA}$

DIE ATTACH:

Material: Gold/Silicon Eutectic Alloy

Temperature: Ceramic DIP — 460°C (Max)


Metal Can — 420°C (Max)

WORST CASE CURRENT DENSITY:

$3.9 \times 10^5\text{A}/\text{cm}^2$ at 30mA

This device meets Glassivation Integrity Test requirement per Mil-Std-883 Method 2021 and Mil-M-38510 paragraph 3.5.5.4.

Metallization Mask Layout




DESIGN INFORMATION

SPDT CMOS Analog Switch


The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design data only. No guarantee is implied.

Typical Performance Characteristics Unless Otherwise Specified: $V_+ = +15V$, $V_- = -15V$, $T_A = +25^\circ C$


$R_{DS(ON)}$ vs. V_D AND TEMPERATURE




$R_{DS(ON)}$ vs. V_D AND POWER SUPPLY VOLTAGE




DEVICE POWER DISSIPATION vs. SWITCHING FREQUENCY SIGNAL LOGIC INPUT




OFF ISOLATION vs. FREQUENCY



$I_S(OFF)$ or $I_D(OFF)$ vs. TEMPERATURE*



$I_D(ON)$ vs. TEMPERATURE*




* The net leakage into the source or drain is the N-channel leakage minus the P-channel leakage. This difference can be positive, negative, or zero depending on the analog voltage and temperature, and will vary greatly from unit to unit.

DESIGN INFORMATION (Continued)


The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design data only. No guarantee is implied.

Typical Performance Characteristics Unless Otherwise Specified: $V_+ = +15V$, $V_- = -15V$, $T_A = +25^\circ C$


OUTPUT ON CAPACITANCE vs. DRAIN VOLTAGE




DIGITAL INPUT CAPACITANCE vs. INPUT VOLTAGE




SWITCHING TIME vs. TEMPERATURE



SWITCHING TIME vs. NEGATIVE SUPPLY VOLTAGE



SWITCHING TIME AND BREAK BEFORE MAKE TIME vs. POSITIVE SUPPLY VOLTAGE



INPUT SWITCHING TIME THRESHOLD vs. POSITIVE SUPPLY VOLTAGE

