the Outputs (Preliminary)

'4LCXZR164245 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs and 26 Ω Series Resistors

Ξ

FAIRCHILD

SEMICONDUCTOR

May 2001 Revised May 2001

74LCXZR164245 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs and 26Ω Series Resistors in the Outputs (Preliminary)

General Description

The 74LCXZR164245 is a dual supply, 16-bit, translating transceiver that is designed for two-way asynchronous communication between busses at different supply voltages. This device is suited for PCMCIA and other real-time configurable I/O applications that utilize mixed power supplies.

The 74LCXZR164245 is designed to Power-Up and Power-Down into a High Impedance state (outputs disabled). The feature eliminates the need to power-up in a specific sequence to avoid drawing excessive current.

The A Port interfaces with the lower voltage bus (2.3V to 2.6V), and the B Port interfaces with the higher voltage bus (2.0V to 5.5V). This dual supply design allows for translation from low voltage busses (2.3V to 3.6V) to busses at a higher potential, up to 5.5V. The 74LCXZR164245 is intended to be used in applications where the A Port is connected to the 3.0V host system, and the B Port is connected to the PCMCIA card slots.

Furthermore, when both $\overline{\text{OE}}$'s are HIGH, the B Port I/O pins are disabled, and both B Port I/O connections and B Port V_{CC} are allowed to float. This feature permits PCMCIA cards to be inserted and removed during normal operation.

All A and B I/O include nominal 26Ω series resistors to reduce overshoot and undershoot.

The Transmit/Receive (T/ \overline{R}) input determines the direction of data flow. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable (\overline{OE}_1 , \overline{OE}_2) inputs, when HIGH, disable their associated ports by placing the I/Os in HIGH-Z condition. The 74LCXZR164245 is

designed so that the control pins $(T/\overline{R}_n, \overline{OE}_n)$ are powered by $V_{CCA},$ so that V_{CCB} may be removed when the I/Os are disabled.

The 74LCXZR164245 is suitable for mixed voltage applications such as notebook computers using a 3.3V CPU and 5.0V peripheral components. It is fabricated with an Advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.


Features

- Bidirectional interface between 3V busses and 5V busses
- Supports live insertion and withdrawal (Note 1)
- Outputs source/sink up to 12 mA
- All outputs include nominal 26Ω series resistors
- Uses patented Quiet Series[™] noise/EMI reduction circuitry
- Functionally compatible with the 74 series 16245
- Port B I/O may be disabled by use of \overline{OE}_n or removal of B Port V_{CC}
- Port B V_{CC} may be removed when OE_n is used to disable I/O's
- Port B V_{CC} removal may occur coincident with rising edge of OE_n
- Configurable as one 16-bit or two 8-bit transceivers
- Unrestricted power-up sequencing

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCXZR164245MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tap	e and Reel. Specify	by appending suffix letter "X" to the ordering code.
Quiet Series™ is a trademark	of Fairchild Semico	onductor Corporation.



V_{CCB} -

B4

B_S GND

86

B7 13

B_R

в.

GND 15

B₁₀ 16

B₁₁

V_{CCB}

B12

B_{1.3} 20

GND -21 B₁₄ 22

B₁₅ 23

 T/\bar{R}_2

17

18

19

2.4

Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
T/R _n	Transmit/Receive Input
A ₀ -A ₁₅	Side A Inputs or 3-STATE Outputs
B ₀ -B ₁₅	Side B Inputs or 3-STATE Outputs

Truth Tables

Inp	outs	Outente		
OE ₁	T/R ₁	Outputs		
L	L	Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇		
L	н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇		
н	Х	HIGH Z State on A ₀ -A ₇ , B ₀ -B ₇		
Inputs		0 (1) (1)		
Inp	outs	0		
	uts T/R ₂	Outputs		
· _ ·		Outputs Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅		
· _ ·		•		
· _ ·	T/R ₂ L	Bus B_8 - B_{15} Data to Bus A_8 - A_{15}		

in a high impedance (Z) state prevents intermittent low

impedance loading or glitching in bus oriented applications.

To ensure the high impedance state during power up

beyond a V_{CC} of 1.5V and also during power down, the $\overline{\text{OE}}_n$ pin should be tied to V_{CCA} through a pull up resistor. The minimum value of this resistor is determined by the

current-sourcing capability of the device driving the \overline{OE}_n

L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance

LCXZR164245 Translator Power Up Note

- V_{CC}

- A4 40 - A,

An

- A₁₁

- A₁₂

39 - GND

38 A₆ 37 · A7

36 ۰ A₈

35

34 - GND

33 — A₁₀

32

31 - V_{CCA}

30

29 — A₁₃

28 - GND

27 - A₁₄ — A₁₅


26

25 - OE₂

The LCXZR164245 Translator is designed with two separate V_{CC} power rails. V_{CCB} is the higher potential rail, operating at 3.0 to 5.5 volts, and $V_{\mbox{\scriptsize CCA}}$ is the lower potential rail, operating at 2.3 to 3.6 volts. The control pins of the device $(\overline{OE}_n, T/R_n)$ are supplied by the V_{CCA} rail.

The LCXZR164245 will remain in high impedance mode (outputs are disabled) when V_{CCA} and/or V_{CCB} is between 0 volts and 1.5 volts during power up. Placing the outputs

Logic Diagrams



pin.

www.fairchildsemi.com

Symbol	Parameter	Value	Conditions	Units
V_{CCA}, V_{CCB}	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0	OE, T/R Control Pins	V
V _{I/O}	DC Output Voltage	-0.5 to +7.0	Outputs 3-STATE	
		-0.5 to V _{CCA} +0.5	A Outputs in HIGH or LOW State (Note 3)	V
		–0.5 to V_{CCB} +0.5	B Outputs in HIGH or LOW State (Note 3)	
I _{IK}	DC Input Diode Current	-50	$V_I < GND(\overline{OE}, T/\overline{R})$	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	
		±50	$V_{O} > V_{CC}$	mA
I _O	DC Output Source or Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions (Note 4)

Symbol	Parameter	Min	Max	Units	
V _{CC}	Supply Voltage	V _{CCA}	2.3	3.6	V
		V _{CCB}	3.0	5.5	v
VI	Input Voltage @ OE, T/R		0	5.5	V
V _{I/O}	Output Voltage A _n HI	GH or LOW State	0	V _{CCA}	
	B _n HI	GH or LOW State	0	V _{CCB}	V
		3-STATE	0	5.5	
T _A	Free Air Operating Temperature		-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, V _{IN} = 0.8V - 2.0V, V _{CCB} = 2.3V - 3.6V, V _{CCA} =	= 4.5V - 5.5V	0	10	ns/V

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Unused inputs or I/O's must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter		V _{CCA}	V _{CCB}	$T_A = -40^\circ$	C to +85°C	Units	Conditions
			(V)	(V)	Min	Max	onits	
V _{IHA}	Minimum HIGH	A _n	2.3	3.0	2.0			
	Level Input		3.0	3.6	2.0			
	Voltage		3.6	5.5	2.0		v	
V _{IHB}		B _n	2.3	3.0	1.7		v	
		OE	3.0	3.6	2.0			
		T/R	3.6	5.5	2.0			
V _{ILA}	Maximum LOW	A _n	2.7	3.0		0.8		
	Level Input		3.0	3.6		0.8		
	Voltage		3.6	5.5		0.8	V	
V _{ILB}	1	B _n	2.7	3.0		0.7	v	
		OE	3.0	3.6		0.8		
		T/R	3.6	5.5		0.8		

Symbol V _{OHA}	Parame Minimum HIGH Leve Output Voltage		V _{CCA} (V)	V _{CCB}		Maria	Units		Conditio	ns
		el		(V)	Min	Max				
V _{OHB}	Output Voltage		2.3	3.0	V _{CCA} -0.2			IOUT	_T = −100 μA	
V _{ОНВ}			2.3	3.0	2.4			I _{OH}	= -4 mA	
V _{OHB}			2.3	3.0	2.0			I _{OH}	= -12 mA	
V _{OHB}			2.7	3.0	2.4				= -4 mA	
V _{OHB}			2.7	4.5	3.7		V		=-12 mA	
			2.3	3.0	V _{CCB} -0.2				_Γ = –100 μA	
			2.3	3.0	1.8				= -4 mA	
			2.3	4.5	2.2				= -12 mA	
			3.0	4.5	2.2				= -12 mA	
V _{OLA}	Maximum LOW Leve	el	2.3	3.0		0.2			_T = 100 μA	
	Output Voltage		2.3	3.0		0.8			= 12 mA	
			2.3	3.0		0.6			= 4 mA	
		Ļ	3.6	4.5		0.7	V		= 12 mA	
V _{OLB}			3.0	3.0		0.2			_Γ = 100 μA	
			2.3	3.0		0.6			= 4 mA	
			3.0	4.5		0.8		I _{OL} :	= 12 mA	
IN	Maximum Input		3.6	3.6				.,		
	Leakage Current @ OE, T/R		3.6	5.5		±5.0	μA	v _l =	V _{CCB} or GND	
I _{OZA}	Maximum 3-STATE		3.6	3.6		±5.0			· V _{IL} , V _{IH} ,	
	Output Leakage		3.6	5.5		±5.0	μA	OE	= V _{CCB}	
	@ A _n							V _O :	= V _{CCA} , GND	
I _{OZB}	Maximum 3-STATE		3.6	3.6		±5.0		V _I =	V _{IL} , V _{IH} ,	
	Output Leakage		3.6	5.5		±5.0	μA	OE	= V _{CCB}	
	@ B _n							V _O :	= V _{CCB} , GND	
ΔI _{CC}	Maximum	$B_n, \overline{OE}, T/R$	3.6	5.5		500	μA	V _I =	V _{CCB} -0.6V	
	I _{CC} /Input	A _n	3.6	5.5		2.0	mA		V _{CCA} –2.1V	
I _{CCB1}	Quiescent V _{CCB}								= V _{CCA} or GND	
	Supply Current		3.6	Open		50	μA		= Open, \overline{OE} = \	
	as B Port Floats								$= V_{CCA}, V_{CCB}$	
I _{CCA2}	Quiescent V _{CCA}		3.6	3.6		50			= V _{CCA} or GND	
	Supply Current		3.6	5.5		80	μA		= V _{CCB} or GND	
	0.1								= GND, T/R $=$	
ССВ	Quiescent V _{CCB}		3.6	3.6		50			= V _{CCA} or GND	
	Supply Current		3.6	5.5		50	μA		= V _{CCB} or GND	
	Power Up 3-STATE	Output Current	0-1.5	0-1.5		±5.0	μA		= GND, T/\overline{R} = = 5V to V _{CC}	VCCB
PU/PD	Fower op 5-STATE	Output Current	0-1.5	0-1.5		±3.0	μА	-	GND or V _{CC}	
Dynar	nic Switchi	ing Chara	acteris	stics				- I vI -		
Symbol	Paran	neter		Condi	tions	V _{CC} (V)		/cca (V)	T _A = +25°C Typical	Units
V _{OLPB}	Quiet Output Dynam	nic	C _L = 30	pF, V _{IH} = V _C	_C , V _{IL} = 0V	3.3		2.5	0.4	
	Peak V _{OL} , A to B					5.0)	3.3	0.4	V
V _{OLPA}	Quiet Output Dynam	nic	C _L = 30	pF, $V_{IH} = V_C$	_C , V _{IL} = 0V	3.3	3	2.5	0.4	V

74LCXZR164245

www.fairchildsemi.com

Valley V_{OL}, A to B

Valley V_{OL}, B to A

Quiet Output Dynamic

V_{OLVA}

 $C_L = 30 \text{ pF}, \text{ } V_{IH} = V_{CC}, \text{ } V_{IL} = 0 \text{V}$

5.0

3.3

5.0

3.3

2.5

3.3

-0.4

-0.4

-0.8

V

		T _A = -40°	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 30 \text{ pF}$		Units	
		C _L =				
Symbol	Parameter	V _{CCB} = 3	$\mathbf{V_{CCB}}=\mathbf{3.3V}\pm\mathbf{0.3V}$			
		$V_{CCA} = 5$	$.0V \pm 0.5V$	$\textbf{V}_{\textbf{CCA}} = \textbf{5.0V} \pm \textbf{0.5V}$		
		Min	Max	Min	Max	ļ
t _{PHL}	Propagation Delay	1.0	7.5	1.0	7.0	ns
t _{PLH}	A to B	1.0	7.5	1.0	7.0	115
t _{PHL}	Propagation Delay	1.0	7.5	1.0	7.0	ns
t _{PLH}	B to A	1.0	7.5	1.0	7.0	115
t _{PZL}	Output Enable Time	1.0	10.0	1.0	11.5	ns
t _{PZH}	OE to B	1.0	10.0	1.0	11.0	110
t _{PZL}	Output Enable Time	1.0	10.0	1.0	11.0	ns
t _{PZH}	OE to A	1.0	10.0	1.0	11.0	113
t _{PHZ}	Output Disable Time	1.0	10.5	1.0	11.0	ns
t _{PLZ}	OE to B	1.0	10.0	1.0	11.0	110
t _{PHZ}	Output Disable Time	1.0	10.5	1.0	11.5	ns
t _{PLZ}	OE to A	1.0	10.0	1.0	11.0	113
t _{OSHL}	Output to Output Skew (Note 5)		1.0		1.0	ns
t _{OSLH}	Data to Output		1.0		1.0	115


Note 5: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design. Note: Typical values at $V_{CCA} = 3.3V$, $V_{CCB} = 5.0V$ @ 25°C.

Note: Typical values at $V_{CCA} = 3.3V$, $V_{CCB} = 3.3V$ @ 25°C.

Capacitance

Symbol	Parameter		Тур	Units	Conditions
C _{IN}	Input Capacitance		4.5	pF	V _{CC} = Open
C _{I/O}	Input/Output Capacitance		10	pF	V _{CCA} = 2.5V, 3.3V V _{CCB} = 5.0V
					$V_{CCB} = 5.0V$
C _{PD}	Power Dissipation	A→B	40	pF	V _{CCA} = 2.5V, 3.3V
	Capacitance (Note 6)	B→A	65	pF	$V_{CCB} = 5.0V$

Note 6: C_{PD} is measured at 10 MHz.



The LCXZR164245 is a 48-pin dual supply device well suited for PCMCIA I/O applications. Ideal for low power notebook designs, the LCXZR164245 consumes less than 1 mW of quiescent power in all modes of operation. The LCXZR164245 meets all PCMCIA I/O voltage requirements at 5V and 3.3V operation. By tying V_{CCA} of the LCXZR164245 to the card voltage supply, the PCMCIA card will always experience rail to rail output swings, maximizing the reliability of the interface.

The V_{CCA} pin on the LCXZR164245 must always be tied to a 3V power supply. This voltage connection provides internal references needed to account for variations in V_{CCB}. When connected as in the figure above, the LCXZR164245 meets all the voltage and current requirements of the ISA bus standard (IEEE P996).

Please reference Application Note AN-5001 for more detailed information on using Fairchild's LVX Low Voltage Dual Supply CMOS Translating Transceivers.

74LCXZR164245

the Outputs (Preliminary) 74LCXZR164245 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs and 26 Ω Series Resistors in Physical Dimensions inches (millimeters) unless otherwise noted 50±0.10 -A-0.40 TYP ³⁰ A A <u>A A A A</u> 48 6.10±0.10 4.60 9.20 8.10 -B-4.05 2.30 888888 888 88 ◯ 0.2 C B A 24 ALL LEAD TIPS PIN #1 IDENT. 0.30 0.50 LAND PATTERN RECOMMENDATION 0.1 C SEE DETAIL A 1.2 MAX 0.90+0.15 ALL | FAD TIPS -C-0.09-0.20 0.10±0.05 0 17-0 27 0.50 ⊕ 0.13 (A B S C S 12.00° TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS. R0.16 GAGE PLANE NOTES: R0.3 1.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. 0 -8 B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE 0.60±0.10 D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. - 1.00 MTD48RevB1 DETAIL A 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48 Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support which, (a) are intended for surgical implant into the device or system whose failure to perform can be reabody, or (b) support or sustain life, and (c) whose failure sonably expected to cause the failure of the life support to perform when properly used in accordance with device or system, or to affect its safety or effectiveness. instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the www.fairchildsemi.com user.

Preliminary