

TYPES SN54ALS880, SN54AS880, SN74ALS880, SN74AS880 DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS

D2661, DECEMBER 1982 - REVISED DECEMBER 1983

- 3-State Buffer-Type Outputs Drive Bus-Lines Directly
- Bus-Structured Pinout
- 'ALS873 Is Alternative Version with Noninverting Outputs
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These dual 4-bit registers feature three-state outputs designed specifically for bus driving. This makes these devices particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The dual 4-bit latches are transparent D-type. While the latch enable input (1C or 2C) is high, the \bar{Q} outputs will follow the data (D) inputs in inverted form, according to the function table. When the latch enable input is taken low, the outputs will be latched. When $\bar{P}\bar{R}\bar{E}$ goes low, the \bar{Q} outputs go low independently of the clock. The outputs are in a high-impedance state when $\bar{O}\bar{C}$ (output control) is at a high logic level.

The SN54ALS880 and SN54AS880 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS880 and SN74AS880 are characterized for operation from 0°C to 70°C .


FUNCTION TABLES (EACH LATCH)

INPUTS				OUTPUT
$\bar{O}\bar{C}$	$\bar{P}\bar{R}\bar{E}$	ENABLE C	D	\bar{Q}
L	L	X	X	L
L	H	H	H	L
L	H	H	L	H
L	H	L	X	\bar{Q}_0
H	X	X	X	Z

SN54ALS880, SN54AS880 . . . JT PACKAGE
SN74ALS880, SN74AS880 . . . NT PACKAGE
(TOP VIEW)



SN54ALS880, SN54AS880 . . . FH PACKAGE
SN74ALS880, SN74AS880 . . . FN PACKAGE
(TOP VIEW)




NC - No internal connection

2


ALS AND AS CIRCUITS

TYPES SN54ALS880, SN54AS880, SN74ALS880, SN74AS880
DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS

logic symbol



logic diagram (each quad latch, positive logic)



Pin numbers shown are for JT and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range: SN54ALS880, SN54AS880	-55 °C to 125 °C
SN74ALS880, SN74AS880	0 °C to 70 °C
Storage temperature range	-65 °C to 150 °C

2

ALS AND AS CIRCUITS

TYPES SN54ALS880, SN74ALS880 DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54ALS880			SN74ALS880			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage				0.8			V
I _{OH}	High-level output current				-1			-2.6 mA
I _{OL}	Low-level output current				12			24 mA
t _w	Pulse duration	PRE low		15		15		ns
		Enable C high		15		15		
t _{su}	Setup time, data before enable C ↓	10			10			ns
t _h	Hold time, data after enable C ↓	10			10			ns
T _A	Operating free-air temperature	-55		125		0		70 °C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54ALS880			SN74ALS880			UNIT
			MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA				-1.5			V
V _{OH}	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA		V _{CC} - 2			V _{CC} - 2			V
	V _{CC} = 4.5 V,	I _{OH} = -1 mA	2.4			3.3			
	V _{CC} = 4.5 V,	I _{OH} = -2.6 mA				2.4			
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 12 mA	0.25			0.4			V
	V _{CC} = 4.5 V,	I _{OL} = 24 mA				0.35			
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V				20			μA
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.4 V				-20			-20 μA
I _I	V _{CC} = 5.5 V,	V _I = 7 V				0.1			0.1 mA
I _{IH}	V _{CC} = 5.5 V,	V _I = 2.7 V				20			20 μA
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V				-0.1			-0.1 mA
I _O [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-15		-70		-15		-70 mA
I _{CC}	V _{CC} = 5.5 V	Outputs high	14		21		14		21
		Outputs low	19		29		19		29
		Outputs disabled	20		31		20		31

[†]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

2

ALS AND AS CIRCUITS

TYPES SN54ALS880, SN74ALS880

DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS

switching characteristics (see Note 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_L = 50 \text{ pF,}$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS880		SN74ALS880		
			MIN	MAX	MIN	MAX	
t_{PLH}	D	\bar{Q}	3	23	3	20	ns
t_{PHL}			3	15	3	14	
t_{PLH}	C	\bar{Q}	8	31	8	24	ns
t_{PHL}			8	22	8	21	
t_{PHL}	PRE	\bar{Q}	6	24	6	21	ns
t_{PZH}	\bar{OC}	\bar{Q}	4	21	5	18	ns
t_{PZL}			4	21	5	18	
t_{PHZ}	\bar{OC}	\bar{Q}	2	10	2	8	ns
t_{PLZ}			3	15	3	13	

NOTE 1: For load circuit and voltage waveforms, see page 1-12.

D latch signal conventions

It is TI practice to name the outputs and other inputs of a D-type latch and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \bar{Q} . An input that causes a Q output to go high or a \bar{Q} output to go low is called Preset; an input that causes a \bar{Q} output to go high or a Q output to go low is called Clear. Bars are used over these pin names (PRE and CLR) if they are active low.

In some applications it may be advantageous to redesignate the data input \bar{D} . In that case all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.



Notice that Q and \bar{Q} exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (\triangle) on PRE and CLR remain since these inputs are still active-low, but that the presence or absence of the polarity indicator changes at \bar{D} , Q, and \bar{Q} . Of course pin 5 (\bar{Q}) is still in phase with the data input \bar{D} , but now both are considered active-low.

TYPES SN54AS880, SN74AS880 DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54AS880			SN74AS880			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage				0.8			V
I _{OH}	High-level output current				-15			mA
I _{OL}	Low-level output current	32			48			mA
t _w	Pulse duration	PRE low		4.5	3.5		ns	
		Enable C high		3.5	2.5			
t _{su}	Setup time, data before enable C↓	2			2			ns
t _h	Hold time, data after enable C↓	1			1			ns
T _A	Operating free-air temperature	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS880			SN74AS880			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA				-1.2			V
V _{OH}	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -2 mA	V _{CC} - 2			V _{CC} - 2			V
	V _{CC} = 4.5 V, I _{OH} = -12 mA	2.4	3.2					
	V _{CC} = 4.5 V, I _{OH} = -15 mA				2.4	3.3		
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 32 mA	0.30			0.5			V
	V _{CC} = 4.5 V, I _{OL} = 48 mA				0.35			
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V				50			μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V				-50			μA
I _I	V _{CC} = 5.5 V, V _I = 7 V				0.1			mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V				20			μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V				-0.5			mA
I _O [‡]	V _{CC} = 5.5 V, V _O = 2.25 V	-30	-112		-30	-112		mA
I _{CC}	V _{CC} = 5.5 V	Outputs high		73	118		mA	
		Outputs low		76	122			
		Outputs disabled		86	137			

[†]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

2

ALS AND AS CIRCUITS

TYPES SN54AS880, SN74AS880
DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS

'ALS465 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX				UNIT
			SN54AS880		SN74AS880		
			MIN	MAX	MIN	MAX	
tPLH	D	\bar{Q}	4	11	4	9.5	ns
tPHL			4	9	4	8.5	
tPLH	C	\bar{Q}	6	14	6	11.5	ns
tPHL			4	10	4	8	
tPHL	PRE	\bar{Q}	4	11.5	4	10	ns
tPZH	\bar{OC}	\bar{Q}	2	8	2	7.5	ns
tPZL			4	11	4	10	
tPHZ	\bar{OC}	\bar{Q}	2	8	2	6.5	ns
tPLZ			2	9	2	8	

NOTE 1: For load circuit and voltage waveforms, see page 1-12.

2

ALS AND AS CIRCUITS