

# DM54LS76A/DM74LS76A Dual Negative-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs

## General Description


This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock. Data on the J and K inputs may be changed while the clock is low or high without affecting the outputs as long as the setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

## Absolute Maximum Ratings (Note 1)

Supply Voltage	7V
Input Voltage	7V
Storage Temperature Range	- 65°C to 150°C

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Connection Diagram



DM54LS76A (J)      DM74LS76A (N)

## Function Table

Inputs					Outputs	
PR	CLR	CLK	J	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	Q <sub>0</sub>	$\bar{Q}$ <sub>0</sub>
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	Toggle	Toggle
H	H	H	X	X	Q <sub>0</sub>	$\bar{Q}$ <sub>0</sub>

H = High Logic Level

L = Low Logic Level

↓ = Negative Going Transition

\* = This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) state.

Q<sub>0</sub> = The output logic level of Q before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each active (↓) of the clock pulse.

## Recommended Operating Conditions

Sym	Parameter		DM54LS76A			DM74LS76A			Units
			Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage		2			2			V
V <sub>IL</sub>	Low Level Input Voltage				0.7			0.8	V
I <sub>OH</sub>	High Level Output Current				-0.4			-0.4	mA
I <sub>OL</sub>	Low Level Output Current				4			8	mA
f <sub>CLK</sub>	Clock Frequency (Note 2)		0		30	0		30	MHz
f <sub>CLK</sub>	Clock Frequency (Note 3)		0		25	0		25	MHz
t <sub>w</sub>	Pulse Width (Note 2)	Clock High	20			20			ns
		Preset Low	25			25			
		Clear Low	25			25			
t <sub>w</sub>	Pulse Width (Note 3)	Clock High	25			25			ns
		Preset Low	30			30			
		Clear Low	30			30			
t <sub>SU</sub>	Setup Time (Notes 1 and 2)		20↓			20↓			ns
t <sub>SU</sub>	Setup Time (Notes 1 and 3)		25↓			25↓			ns
t <sub>H</sub>	Hold Time (Notes 1 and 2)		0↓			0↓			ns
t <sub>H</sub>	Hold Time (Notes 1 and 3)		5↓			5↓			ns
T <sub>A</sub>	Free Air Operating Temperature		-55		125	0		70	°C

**Note 1:** The symbol (↓) indicates the falling edge of the clock pulse is used for reference.

**Note 2:** C<sub>L</sub> = 15 pF and R<sub>L</sub> = 2 kΩ.

**Note 3:** C<sub>L</sub> = 50 pF and R<sub>L</sub> = 2 kΩ.

## Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
$V_I$	Input Clamp Voltage	$V_{CC} = \text{Min}$ , $I_I = -18 \text{ mA}$			-1.5	V	
$V_{OH}$	High Level Output Voltage	$V_{CC} = \text{Min}$ $I_{OH} = \text{Max}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	DM54	2.5	3.4		V
			DM74	2.7	3.4		
$V_{OL}$	Low Level Output Voltage	$V_{CC} = \text{Min}$ $I_{OL} = \text{Max}$ $V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	DM54		0.25	0.4	V
			DM74		0.35	0.5	
			$I_{OL} = 4 \text{ mA}$ $V_{CC} = \text{Min}$	DM74		0.25	
$I_I$	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}$ $V_I = 7V$	J, K			0.1	mA
			Clear			0.3	
			Preset			0.3	
			Clock			0.4	
$I_{IH}$	High Level Input Current	$V_{CC} = \text{Max}$ $V_I = 2.7V$	J, K			20	$\mu\text{A}$
			Clear			60	
			Preset			60	
			Clock			80	
$I_{IL}$	Low Level Input Current	$V_{CC} = \text{Max}$ $V_I = 0.4V$	J, K			-0.4	mA
			Preset			-0.8	
			Clear			-0.8	
			Clock			-0.8	
$I_{OS}$	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 2)	DM54	-20		-100	mA
			DM74	-20		-100	
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}$ (Note 3)		4	6	mA	

**Note 1:** All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ\text{C}$ .

**Note 2:** Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where  $V_O = 2.25V$  and  $2.125V$  for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

**Note 3:** With all outputs open,  $I_{CC}$  is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement the clock is grounded.

**Switching Characteristics** at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$  (See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input) To (Output)	$R_L = 2\text{ k}\Omega$						Units
		$C_L = 15\text{ pF}$			$C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Typ	Max	
$f_{MAX}$ Maximum Clock Frequency		30	45		25	40		MHz
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Preset to Q		15	20		18	24	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Preset to $\bar{Q}$		11	20		21	28	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clear to Q		15	20		18	24	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clear to Q		11	20		21	28	ns
$t_{PLH}$ Propagation Delay Time Low to High Level Output	Clock to Q or $\bar{Q}$		15	20		18	24	ns
$t_{PHL}$ Propagation Delay Time High to Low Level Output	Clock to Q or $\bar{Q}$		11	20		21	28	ns