

DM54LS76A/DM74LS76A Dual Negative-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description

This device contains two independent negative-edgetriggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock. Data on the J and K inputs may be changed while the clock is low or high without affecting the outputs as long as the setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.


Absolute Maximum Ratings (Note 1)

Supply Voltage	7V
Input Voltage	7V
Storage Temperature Range	- 65 °C to 150 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



DM54LS76A (J) DM74LS76A (N)

Function Table

	l	Outputs				
PR	CLR	CLK	J	К	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	×	Х	L	Н
L	L	х	x	Х	H*	Н*
н ,	Н	1	L	L	Qo	\overline{Q}_{O}
Н	н	1	н	L	Н	L
н	н	1	L	н	L	н
н	н	1	Н	н	Tog	gle
н	н	н	Х	Х	ao	$\bar{\mathbf{Q}}_{\mathbf{O}}$

H = High Logic Level

L = Low Logic Level

↓ = Negative Going Transition

 $\mbox{\ ^*}=$ This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) state.

 $\mathbf{Q}_{O}\!=\!\mathsf{The}$ output logic level of Q before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each active (\downarrow) of the clock pulse.

Recommended Operating Conditions

	_			DM54LS76A			DM74LS76A		
Sym	Parameter	Parameter		Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
VIL	Low Level Input Voltage				0.7			0.8	V
łон	High Level Outpu Current	ut			- 0.4			-0.4	mA
I _{OL}	Low Level Outpu Current	t			4			8	mA
f _{CLK}	Clock Frequency	(Note 2)	0		30	0		30	MHz
f _{CLK}	Clock Frequency	(Note 3)	. 0		25	0		25	MHz
t _W	Pulse Width (Note 2)	Clock High	20			20			ns
		Preset Low	25	*		25			
		Clear Low	25			25			L
tw	Pulse Width (Note 3)	Clock High	25			25			ns
		Preset Low	30			30			
		Clear Low	30			30			
tsu	Setup Time (Notes 1 and 2)		201			201			ns
tsu	Setup Time (Notes 1 and 3)		25↓			25↓			ns
t _H	Hold Time (Notes 1 and 2)		οţ			01			ns
t _H	Hold Time (Note	s 1 and 3)	5↓			5↓			ns
T _A	Free Air Operatii Temperature	ng	- 55		125	0		70	°C

Note 1: The symbol $(\frac{1}{4})$ indicates the falling edge of the clock pulse is used for reference.

Note 2: $C_L = 15$ pF and $R_L = 2$ k Ω . Note 3: $C_L = 50$ pF and $R_L = 2$ k Ω .

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Condi	Min	Typ (Note 1)	Max	Unit	
VI	Input Clamp Voltage	V _{CC} = Min, I _i =			- 1.5	٧	
v_{oh}	High Level Output	V _{CC} = Min	DM54	2.5	3.4		V
	Voltage	I _{OH} = Max V _{IL} = Max V _{IH} = Min	DM74	2.7	3.4		
V _{OL}	Low Level Output	V _{CC} = Min	DM54		0.25	0.4	٧
	Voltage	l _{OL} = Max V _{IL} = Max V _{IH} = Min	DM74		0.35	0.5	
		I _{OL} = 4 mA V _{CC} = Min	DM74		0.25	0.4	
l _t	Input Current@Max	00	J, K			0.1	mA
Input Voltage '	V ₁ = 7V	Clear			0.3		
			Preset			0.3	
			Clock			0.4	
IH.	High Level Input	V _{CC} = Max V _I = 2.7V	J, K			20	μА
	Current		Clear			60	
			Preset			60	
			Clock	_		80	
IL -	Low Level Input		J, K			- 0.4	mA
	Current		Preset			- 0.8	
			Clear			- 0.8	
			Clock			- 0.8	
os	Short Circuit	V _{CC} = Max	DM54	- 20		- 100	mA
	Output Current	(Note 2)	DM74	-20		- 100	
CC	Supply Current	V _{CC} = Max (Not		4	6	mA	

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where $V_0 = 2.25V$ and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock is grounded.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

·	From (Input)	R _L = 2 kΩ						-
Parameter	To	C _L = 15 pF			C _L = 50 pF			Units
	(Output)	Min	Тур	Max	Min	Тур	Max	
f _{MAX} Maximum Clock Frequency		30	45		25	40		MHz
t _{PLH} Propagation Delay Time Low to High Level Output	Preset to Q		15	20		18	24	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Preset to Q		11	20		21	28	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clear to Q		15	20		18	24	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clear to Q	-	11	20		21	28	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock to Q or Q		15	20		18	24	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock to Q or Q		11	20		21	28	ns